{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T08:10:27Z","timestamp":1777536627047,"version":"3.51.4"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation","doi-asserted-by":"crossref","award":["FE 797\/6-1"],"award-info":[{"award-number":["FE 797\/6-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tcad.2014.2360462","type":"journal-article","created":{"date-parts":[[2014,11,26]],"date-time":"2014-11-26T21:14:59Z","timestamp":1417036499000},"page":"1886-1899","source":"Crossref","is-referenced-by-count":7,"title":["A Simulation-Based Approach for Automated Feature Localization"],"prefix":"10.1109","volume":"33","author":[{"given":"Jan","family":"Malburg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Finder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gorschwin","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1007\/3-540-48153-2_22","article-title":"Program slicing of hardware description languages","volume":"1703","author":"clarke","year":"1999","journal-title":"Correct Hardware Design and Verification Methods"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585651"},{"key":"ref12","first-page":"120","article-title":"Localizing features of ESL models for design understanding","author":"michael","year":"2012","journal-title":"Proc Forum Specification and Des Lang"},{"key":"ref13","article-title":"Active trace debugging for hardware description languages","author":"lai","year":"2003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/WCRE.1996.558934"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2003.1183929"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2006.18"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2009.5070508"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/93548.93576"},{"key":"ref19","article-title":"Locating features in Vim: A software reconnaissance case study","author":"fantozzi","year":"2002"},{"key":"ref4","year":"2008"},{"key":"ref3","year":"2009"},{"key":"ref6","first-page":"71","article-title":"Visualization for fault localization","author":"jones","year":"2001","journal-title":"Proc ICSE Workshop Softw Vis"},{"key":"ref5","author":"bergeron","year":"2006","journal-title":"Verification Methodology Manual for SystemVerilog"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(88)90054-3"},{"key":"ref7","first-page":"439","article-title":"Program slicing","author":"weiser","year":"1981","journal-title":"Proc Int Conf Softw Eng"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.245"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228529"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1002\/smr.4360070105","article-title":"Software reconnaissance: Mapping program features to code","volume":"7","author":"wilde","year":"1995","journal-title":"Journal of Software Maintenance Research and Practice"},{"key":"ref20","year":"0","journal-title":"Website of Modelsim"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6951450\/06951865.pdf?arnumber=6951865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:00Z","timestamp":1642003260000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6951865"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":20,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2360462","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}