{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T20:58:12Z","timestamp":1762808292436,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["MOST 103-2220-E-007-001","MOST 103-2221-E-005-042","MOST 103-2221-E-005-043"],"award-info":[{"award-number":["MOST 103-2220-E-007-001","MOST 103-2221-E-005-042","MOST 103-2221-E-005-043"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tcad.2014.2363390","type":"journal-article","created":{"date-parts":[[2014,10,20]],"date-time":"2014-10-20T18:37:13Z","timestamp":1413830233000},"page":"1928-1941","source":"Crossref","is-referenced-by-count":17,"title":["Efficient Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Geometric Reduction"],"prefix":"10.1109","volume":"33","author":[{"family":"Chih-Hung Liu","sequence":"first","affiliation":[]},{"family":"Chun-Xun Lin","sequence":"additional","affiliation":[]},{"family":"I-Che Chen","sequence":"additional","affiliation":[]},{"given":"D. T.","family":"Lee","sequence":"additional","affiliation":[]},{"family":"Ting-Chi Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024762"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006095"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353657"},{"key":"ref13","first-page":"527","article-title":"Efficient multi-layer obstacle-avoiding preferred direction rectilinear Steienr tree construction","author":"chuang","year":"2011","journal-title":"Proc ASP-DAC"},{"key":"ref14","first-page":"251","article-title":"Rectlinear shortest paths through polygonal obstacles in $O(n\\log^{2} n)$ time","author":"clarkson","year":"1987","journal-title":"Proc 3rd Ann ACM Symp Comput Geom"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1142\/S0218195997000363"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(88)90066-X"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01762115"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-77974-2","author":"de berg","year":"2008","journal-title":"Computational Geometry Algorithms and Applications"},{"key":"ref4","first-page":"523","article-title":"Obstacle-avoiding rectilinear Steiner tree construction","author":"li","year":"2008","journal-title":"Proc Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006098"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/TCAD.2012.2185050","article-title":"Obstacle-avoiding rectilinear Steiner tree construction: A Steiner-point-based algorithm","volume":"31","author":"liu","year":"2012","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629998"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2096571"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654220"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917583"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228471"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"journal-title":"Hard Macros Will Revolutionize SoC Design","year":"2004","author":"wein","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1137\/0114025"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.286304"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408768"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6951450\/06930811.pdf?arnumber=6930811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:00Z","timestamp":1642003260000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6930811"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":23,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2363390","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}