{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T00:27:32Z","timestamp":1648686452137},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"crossref","award":["61272002"],"award-info":[{"award-number":["61272002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Tsinghua National Laboratory for Information Science and Technology Cross-discipline Foundation","award":["2011-9"],"award-info":[{"award-number":["2011-9"]}]},{"name":"Major Research plan of the National Natural Science Foundation of China","award":["91218302"],"award-info":[{"award-number":["91218302"]}]},{"DOI":"10.13039\/501100012166","name":"National Basic Research Program of China (973 Program)","doi-asserted-by":"crossref","award":["2010CB328003"],"award-info":[{"award-number":["2010CB328003"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tcad.2014.2363391","type":"journal-article","created":{"date-parts":[[2014,10,16]],"date-time":"2014-10-16T19:01:40Z","timestamp":1413486100000},"page":"150-154","source":"Crossref","is-referenced-by-count":1,"title":["Scalable Verification of a Generic End-Around-Carry Adder for Floating-Point Units by Coq"],"prefix":"10.1109","volume":"34","author":[{"given":"Qian","family":"Wang","sequence":"first","affiliation":[]},{"given":"Xiaoyu","family":"Song","sequence":"additional","affiliation":[]},{"given":"William N. N.","family":"Hung","sequence":"additional","affiliation":[]},{"given":"Ming","family":"Gu","sequence":"additional","affiliation":[]},{"given":"Jiaguang","family":"Sun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Why higher-order logic is a good formalism for specifying and verifying hardware","author":"gordon","year":"1985"},{"key":"ref11","first-page":"213","article-title":"Formal verification of hardware synthesis","volume":"8044","author":"braibant","year":"2013","journal-title":"Computer Aided Verification (CAV)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.75"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-34047-0_8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2052391"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/197252"},{"key":"ref16","article-title":"The Coq proof assistant reference manual, version 8.4pl3","year":"2013"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00165-004-0048-3"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.2011.37"},{"key":"ref19","first-page":"653","article-title":"Semantics of intensional type theory extended with decidable equational theories","volume":"23","author":"wang","year":"0","journal-title":"Computer Science Logic 2013 (CSL)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930122"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.257703"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.137"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674817"},{"key":"ref8","first-page":"252","article-title":"Formal verification of a basic circuits library","author":"berg","year":"2001","journal-title":"Proc IASTED Int Conf Appl Inf Innsbruck (AI)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2034346"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0325-0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307557"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511569845"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6990683\/06926810.pdf?arnumber=6926810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:50Z","timestamp":1642003550000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6926810"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":19,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2363391","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}