{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:55:55Z","timestamp":1772042155777,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"German Research Foundation as part of the Transregional Collaborative Research Centre \u201cInvasive Computing\u201d","award":["SFB\/TR 89"],"award-info":[{"award-number":["SFB\/TR 89"]}]},{"name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior and Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tcad.2014.2384517","type":"journal-article","created":{"date-parts":[[2014,12,19]],"date-time":"2014-12-19T20:24:41Z","timestamp":1419020681000},"page":"238-251","source":"Crossref","is-referenced-by-count":26,"title":["A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5019-3715","authenticated-orcid":false,"given":"Claudio M.","family":"Diniz","sequence":"first","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/503074.503076"},{"key":"ref38","year":"2013","journal-title":"Xilinx Power Estimator"},{"key":"ref33","author":"dye","year":"2010","journal-title":"Partial Reconfiguration on Xilinx FPGAs"},{"key":"ref32","article-title":"Common test conditions and software configurations","author":"bossen","year":"2013","journal-title":"JCT-VC-L1100 JCT-VC"},{"key":"ref31","author":"fenlason","year":"2000","journal-title":"GNU gprof—The GNU Profiler"},{"key":"ref30","article-title":"HM10: High efficiency video coding (HEVC) test model 10 encoder description","author":"kim","year":"2013","journal-title":"Proc Joint Collab Team Video Coding (JCT-VC)"},{"key":"ref37","year":"2012","journal-title":"Virtex-5 FPGA Configuration User Guide"},{"key":"ref36","first-page":"2091","article-title":"High-throughput interpolation hardware architecture with coarse-grained reconfigurable data paths for HEVC","author":"diniz","year":"2013","journal-title":"Proc IEEE Int Conf Image Process (ICIP)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002430"},{"key":"ref34","year":"2010","journal-title":"Increasing Design Functionality with Partial and Dynamic Reconfiguration in 28-nm FPGAs"},{"key":"ref28","article-title":"HM7: High efficiency video coding (HEVC) test model 7 encoder description","author":"kim","year":"2012","journal-title":"Proc 9th Joint Collab Team Video Coding (JCT-VC) Meeting"},{"key":"ref27","article-title":"HM6: High efficiency video coding (HEVC) test model 6 encoder description","author":"mccann","year":"2012","journal-title":"Joint Collaborative Team on Video Coding (JCT-VC) 8th Meeting"},{"key":"ref29","article-title":"HM8: High efficiency video coding (HEVC) test model 8 encoder description","author":"kim","year":"2012","journal-title":"Proc Joint Collab Team Video Coding (JCT-VC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221192"},{"key":"ref1","year":"2013"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2013.6675269"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645602"},{"key":"ref21","first-page":"14","article-title":"High performance multi-standard architecture for DCT computation in H.264\/AVC high profile and HEVC codecs","author":"dias","year":"2013","journal-title":"Proc IEEE Conf Design Archit Signal Image Process (DASIP)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VCIP.2012.6410767"},{"key":"ref23","first-page":"1372","article-title":"A hardware CABAC encoder for HEVC","author":"peng","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref26","year":"2014","journal-title":"HEVC Test Model (HM) Version 10 0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223411"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024950"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653636"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223791"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"4558","DOI":"10.1109\/ISCAS.2005.1465646","article-title":"A new motion compensation design for H.264\/AVC decoder","author":"wang","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.17"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0124-z"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2007.4375816"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0304-5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-011-0216-7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288083"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519017"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.039"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.54"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687411"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221255"},{"key":"ref8","first-page":"9","article-title":"Fully utilized and reusable architecture for fractional motion estimation of H.264\/AVC","volume":"5","author":"chen","year":"2004","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process (ICASSP)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.871388"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1897","DOI":"10.1109\/TCSVT.2009.2026942","article-title":"Subpixel interpolation architecture for multistandard video motion estimation","volume":"19","author":"lu","year":"2009","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629932"},{"key":"ref45","year":"2014","journal-title":"Xtensa LX2 Processor"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.144"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9692-3"},{"key":"ref42","year":"2014","journal-title":"PowerPlay Early Power Estimator for Stratix III\/IV\/V Devices"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630002"},{"key":"ref44","year":"2014","journal-title":"Xtensa"},{"key":"ref43","author":"klein","year":"2009","journal-title":"Power consumption at 40 and 45 nm"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7012128\/06994230.pdf?arnumber=6994230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:57Z","timestamp":1642003497000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6994230\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":51,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2014.2384517","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}