{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T11:57:27Z","timestamp":1792756647300,"version":"4.5.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CCF-1017864"],"award-info":[{"award-number":["CCF-1017864"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcad.2015.2391263","type":"journal-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T21:45:53Z","timestamp":1421185553000},"page":"685-698","source":"Crossref","is-referenced-by-count":115,"title":["ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits"],"prefix":"10.1109","volume":"34","author":[{"given":"Jingwei","family":"Lu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Zhuang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pengwen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongliang","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chin-Chih","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiu-Chung","family":"Wong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lu","family":"Sha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yufeng","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chin-Chi","family":"Teng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855969"},{"key":"ref38","author":"ooura","year":"2001","journal-title":"General Purpose FFT Package"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123042"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429441"},{"key":"ref30","first-page":"231","article-title":"LMgr: A low-memory global router with dynamic topology update and bending-aware optimum path search","author":"lu","year":"2013","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref37","first-page":"372","article-title":"A method of solving a convex programming problem with convergence rate $O(1\/k^{2})$","volume":"27","author":"nesterov","year":"1983","journal-title":"Sov Math"},{"key":"ref36","author":"nemirovskii","year":"1983","journal-title":"Problem Complexity and Method Efficiency in Optimization"},{"key":"ref35","article-title":"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer","author":"naylor","year":"2001"},{"key":"ref34","first-page":"216","article-title":"The ISPD 2005 placement contest and benchmark suite","author":"nam","year":"2005","journal-title":"Proc Int Symp Phys Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135431"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586125"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.6028\/jres.049.044"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2193582"},{"key":"ref14","year":"2012","journal-title":"ITRS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123057"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"747","DOI":"10.1145\/2228360.2228496","article-title":"ComPLx: A competitive primal-dual Lagrange optimization for global placement","author":"kim","year":"2012","journal-title":"Proc 49th Annu Design Autom Conf (DAC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160958"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2168834"},{"key":"ref4","first-page":"218","article-title":"Constraint graph-based macro placement for modern mixed-size circuit designs","author":"chen","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.11.001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927760"},{"key":"ref29","first-page":"467","article-title":"A dual-MST approach for clock network synthesis","author":"lu","year":"2010","journal-title":"Proc Asia and South Pacific Design Autom Conf (ASPDAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref8","year":"2014","journal-title":"ePlace-MS Homepage"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/277044.277119","article-title":"Generic global placement and floorplanning","author":"eisenmann","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(76)90059-1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511810800"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"ref45","first-page":"453","article-title":"RQL: Global placement via relaxed quadratic spreading and linearization","author":"viswanathan","year":"2007","journal-title":"Proc ACM\/IEEE Design Automation Conf (DAC)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2013.6765395"},{"key":"ref22","article-title":"Fundamental research on electronic design automation in VLSI design: Routability","author":"lu","year":"2010"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630028"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691143"},{"key":"ref42","article-title":"An introduction to the conjugate gradient method without the agonizing pain","author":"shewchuk","year":"1994"},{"key":"ref24","first-page":"1","article-title":"FFTPL: An analytic placement algorithm using fast Fourier transform for density equalization","author":"lu","year":"2013","journal-title":"Proc IEEE Prof Int Conf ASIC (ASICON)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455241"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref26","first-page":"228","article-title":"Clock network synthesis with concurrent gate insertion","author":"lu","year":"2010","journal-title":"Proc 20th Int Workshop Power Timing Model Optim Simulat (PATMOS)"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.2307\/2005281"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593133"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7088672\/07008518.pdf?arnumber=7008518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,31]],"date-time":"2023-07-31T22:31:42Z","timestamp":1690842702000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":48,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2391263","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}