{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:33Z","timestamp":1763468253420},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tcad.2015.2394310","type":"journal-article","created":{"date-parts":[[2015,1,20]],"date-time":"2015-01-20T19:58:02Z","timestamp":1421783882000},"page":"589-602","source":"Crossref","is-referenced-by-count":26,"title":["Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure"],"prefix":"10.1109","volume":"34","author":[{"given":"Subhendu","family":"Roy","sequence":"first","affiliation":[]},{"given":"Pavlos M.","family":"Mattheakis","sequence":"additional","affiliation":[]},{"given":"Laurent","family":"Masse-Navette","sequence":"additional","affiliation":[]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.573737"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2001.930035"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391654"},{"key":"ref13","article-title":"Multi-corner multi-mode signal integrity optimization","author":"jilla","year":"2008","journal-title":"EDA Tech Forum"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960425"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378498"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/640015.640016"},{"key":"ref17","first-page":"101","article-title":"Delay-optimal simultaneous technology mapping and placement with applications to timing optimization","author":"liu","year":"2008","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/43.828552","article-title":"Timing driven maze routing","volume":"19","author":"hur","year":"2000","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240659"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref27","author":"bhaskar","year":"2009","journal-title":"Static Timing Analysis for Nanometer Designs A Practical Approach"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"ref6","first-page":"283","article-title":"Retiming and clock skew for synchronous systems","volume":"1","author":"chao","year":"1994","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408825"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781317"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810655"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320101"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.205004"},{"key":"ref20","first-page":"530","article-title":"ECO timing optimization using spare cells","author":"chen","year":"2007","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref22","author":"burns","year":"1991","journal-title":"Performance analysis and optimization of asynchronous circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450492"},{"key":"ref24","first-page":"62","article-title":"Useful clock skew optimization under a multi-corner multi-mode design framework","author":"shen","year":"2010","journal-title":"Proc Int Symp Qual Electron Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236113"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560524"},{"key":"ref25","article-title":"Functional skew aware clock tree synthesis","author":"ramachandran","year":"2012","journal-title":"Proc Int Symp Phys Design"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7061937\/07015571.pdf?arnumber=7015571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:50:54Z","timestamp":1642006254000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7015571\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2394310","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}