{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:33:10Z","timestamp":1761895990850,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"grants from the Semiconductor Research Corporation"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tcad.2015.2396998","type":"journal-article","created":{"date-parts":[[2015,1,30]],"date-time":"2015-01-30T20:05:15Z","timestamp":1422648315000},"page":"1110-1123","source":"Crossref","is-referenced-by-count":24,"title":["Optimizing a Reconfigurable Power Distribution Network in a Multicore Platform"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8847-5657","authenticated-orcid":false,"given":"Woojoo","family":"Lee","sequence":"first","affiliation":[]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Vishay Siliconix Si4840DY Datasheet","year":"2014","key":"ref33"},{"journal-title":"Intel VRD 11 1","year":"2014","key":"ref32"},{"journal-title":"Digi-Key","year":"2014","key":"ref31"},{"journal-title":"Vishay Siliconix Si4442DY Datasheet","year":"2014","key":"ref30"},{"journal-title":"Vishay Siliconix Si4838DY Datasheet","year":"2014","key":"ref34"},{"key":"ref10","first-page":"1","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carson","year":"2011","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal"},{"journal-title":"LTC3816","year":"2014","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157253"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176667"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333687"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282287"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.890837"},{"journal-title":"Introduction to Parallel Computing","year":"2003","author":"grama","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"ref19","first-page":"1","article-title":"PARSEC 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proc 5th Workshop Model Benchmark Simulat"},{"journal-title":"Design and application guide for high speed MOSFET gate drive circuits","year":"2014","author":"balogh","key":"ref28"},{"key":"ref4","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc Int Symp High-Perform Comput Archit"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2182009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030439"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDAT.2013.2266395","article-title":"3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors","author":"wang","year":"2013","journal-title":"Proc Design Autom Test Europe"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1145\/2366231.2337188","article-title":"VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors","author":"miller","year":"2012","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763052"},{"key":"ref8","first-page":"386","article-title":"20uA to 100mA DC-DC converter with 2.8 to 4.2V battery supply for portable applications in 45nm CMOS","author":"bandyopadhyay","year":"2011","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2009.5316434"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5869-1"},{"key":"ref9","first-page":"268","article-title":"A fully-integrated 3-level DC\/DC converter for nanosecond-scale DVS with fast shunt regulation","author":"kim","year":"2012","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.7873\/DATE2014.333","article-title":"VRCon: Dynamic reconfiguration of voltage regulators in a multicore platform","author":"lee","year":"2014","journal-title":"Proc Design Autom Test Europe"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2005.861111"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2005.1581930"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840938"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/b100747"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883909"},{"key":"ref25","first-page":"1438","article-title":"Power MOSFET switching loss analysis: A new insight","author":"shen","year":"2006","journal-title":"Proc Ind Appl Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/7124553\/7027806-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7124553\/07027806.pdf?arnumber=7027806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,2]],"date-time":"2023-08-02T09:20:35Z","timestamp":1690968035000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7027806\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2396998","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}