{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T18:50:53Z","timestamp":1784919053250,"version":"3.55.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcad.2015.2398423","type":"journal-article","created":{"date-parts":[[2015,1,30]],"date-time":"2015-01-30T20:05:15Z","timestamp":1422648315000},"page":"808-821","source":"Crossref","is-referenced-by-count":51,"title":["Novel Test-Mode-Only Scan Attack and Countermeasure for Compression-Based Scan Architectures"],"prefix":"10.1109","volume":"34","author":[{"given":"Sk Subidh","family":"Ali","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Samah M.","family":"Saeed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","year":"2001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref13","first-page":"110","article-title":"New security threats against chips containing scan chain structures","author":"darolt","year":"2011","journal-title":"Proc IEEE Int Symp Hardw -Orient Secur Trust (HOST)"},{"key":"ref14","year":"0","journal-title":"The 128-bit Blockcipher CLEFIA Algorithm Specification"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673281"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847798"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604086"},{"key":"ref18","year":"0","journal-title":"Cryptographic Hardware Project Aoki Laboratory"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.40"},{"key":"ref4","first-page":"1414","article-title":"Security versus test quality: Are they mutually exclusive?","author":"kapur","year":"2004","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1109\/VTS.2007.29","article-title":"Effects of embedded decompression and compaction architectures on side-channel attack resistance","author":"liu","year":"2007","journal-title":"Proc VLSI Test Symp (VTS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.30"},{"key":"ref5","first-page":"246","article-title":"Are advanced DFT structures sufficient for preventing scan-attacks?","author":"darolt","year":"2012","journal-title":"Proc 30th VLSI Test Symp (VTS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.36"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2274619"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193787"},{"key":"ref9","first-page":"91","article-title":"Generalized Feistel networks","author":"nyberg","year":"1996","journal-title":"Proc Int Conf Theory Appl Cryptol Inf Secur (ASIACRYPT)"},{"key":"ref1","first-page":"339","article-title":"Scan based side channel attack on dedicated hardware implementations of data encryption standard","author":"yang","year":"2004","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref20","first-page":"363","article-title":"The state-of-the-art in IC reverse engineering","author":"torrance","year":"2009","journal-title":"Proc 9th Int Workshop Cryptograph Hardw Embed Syst (CHES)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855585"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref24","article-title":"CAMELLIA: A 128-bit block cipher suitable for multiple platforms—Design and analysis","author":"aoki","year":"0","journal-title":"Selected Areas in Cryptography"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035357"},{"key":"ref25","first-page":"208","article-title":"PRINCE—A low-latency block cipher for pervasive computing applications","author":"borghoff","year":"2012","journal-title":"Proc 18th Int Conf Theory Appl Cryptol Inf Secur (ASIACRYPT)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7088672\/07027810.pdf?arnumber=7027810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:51:23Z","timestamp":1642006283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7027810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2398423","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}