{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:45:50Z","timestamp":1761561950716,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation (SRC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcad.2015.2399439","type":"journal-article","created":{"date-parts":[[2015,2,4]],"date-time":"2015-02-04T14:49:25Z","timestamp":1423061365000},"page":"699-712","source":"Crossref","is-referenced-by-count":41,"title":["Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization"],"prefix":"10.1109","volume":"34","author":[{"given":"Xiaoqing","family":"Xu","sequence":"first","affiliation":[]},{"given":"Brian","family":"Cline","sequence":"additional","affiliation":[]},{"given":"Greg","family":"Yeric","sequence":"additional","affiliation":[]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CBC","year":"2007","key":"ref30"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1117\/12.2011539","article-title":"Avoiding wafer-print artifacts in spacer is dielectric (SID) patterning","volume":"8683","author":"luk-pat","year":"2013","journal-title":"Proc SPIE"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1117\/12.877601","article-title":"Self-aligned double-patterning (SADP) friendly detailed routing","volume":"7974","author":"mirsaeedi","year":"2011","journal-title":"Proc SPIE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160923"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509607"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488848"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024763"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013274"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1117\/12.917775"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419686"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722296"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232710"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276751"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267701"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1117\/12.2011329","article-title":"Sub-12nm optical lithography with 4x pitch division and SMO-lite","volume":"8683","author":"smayling","year":"2013","journal-title":"Proc SPIE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024741"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1007\/978-3-642-11503-5_12","article-title":"Automating mathematical program transformations","author":"agarwal","year":"2010","journal-title":"Proc 12th Int Conf Pract Aspects Declarative Lang"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1117\/3.665802"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160922"},{"key":"ref7","first-page":"789","article-title":"Flexible 2-D layout decomposition framework for spacer-type double pattering lithography","author":"ban","year":"2011","journal-title":"Proc 48th ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429430"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742880"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560530"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687511"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514958"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105298"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419807"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1117\/12.917986","article-title":"Design compliance for spacer is dielectric (SID) patterning","volume":"8326","author":"luk-pat","year":"2012","journal-title":"Proc SPIE"},{"journal-title":"16nm FinFET Versus 20nm Planar!","year":"2012","author":"nenni","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7088672\/07031419.pdf?arnumber=7031419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:51:23Z","timestamp":1641988283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7031419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":30,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2399439","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}