{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:02Z","timestamp":1740132002368,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["102-2221-E-006-278-MY3"],"award-info":[{"award-number":["102-2221-E-006-278-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcad.2015.2401573","type":"journal-article","created":{"date-parts":[[2015,2,9]],"date-time":"2015-02-09T14:35:30Z","timestamp":1423492530000},"page":"766-777","source":"Crossref","is-referenced-by-count":3,"title":["Placement Density Aware Power Switch Planning Methodology for Power Gating Designs"],"prefix":"10.1109","volume":"34","author":[{"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Che-Chun Lin","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832939"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542325"},{"journal-title":"Data Structures Algorithms and Applications in C++","year":"1998","author":"sartaj","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513941"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.22"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.3.3.6-13"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687408"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/SOCC.2004.1362337","article-title":"Fast techniques for standby leakage reduction in MTCMOS circuits","author":"wang","year":"2004","journal-title":"Proc IEEE Int SOC Conf (SOCC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548158"},{"key":"ref4","first-page":"559","article-title":"Benefits and cost of power-gating technique","author":"jiang","year":"2005","journal-title":"Proc IEEE Int Conf Comput Design (ICCD)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187689"},{"key":"ref6","first-page":"495","article-title":"MTCMOS hierarchical sizing based on mutual exclusive discharge patterns","author":"kao","year":"1988","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382635"},{"key":"ref8","first-page":"47","article-title":"Thermal-aware power network design for IR drop reduction in 3D ICs","author":"li","year":"2012","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358810"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121056"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"480","DOI":"10.1109\/DAC.2002.1012673","article-title":"Dynamic and leakage lower reduction in MTCMOS circuits using an automated efficient gate clustering","author":"anis","year":"2002","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560527"},{"year":"0","key":"ref20"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"},{"year":"0","key":"ref23"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7088672\/07036105.pdf?arnumber=7036105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:51:23Z","timestamp":1641988283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7036105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":23,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2401573","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}