{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:50:58Z","timestamp":1763751058920,"version":"3.45.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcad.2015.2404878","type":"journal-article","created":{"date-parts":[[2015,2,19]],"date-time":"2015-02-19T15:38:05Z","timestamp":1424360285000},"page":"753-765","source":"Crossref","is-referenced-by-count":11,"title":["Self-Aligned Double and Quadruple Patterning Aware Grid Routing Methods"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1955-7357","authenticated-orcid":false,"given":"Chikaaki","family":"Kodama","sequence":"first","affiliation":[{"name":"Toshiba Corporation Semiconductor and Storage Products Company, Yokohama, Japan"}]},{"given":"Hirotaka","family":"Ichikawa","sequence":"additional","affiliation":[{"name":"Toshiba Microelectronics Corporation, Kawasaki, Japan"}]},{"given":"Koichi","family":"Nakayama","sequence":"additional","affiliation":[{"name":"Toshiba Corporation Semiconductor and Storage Products Company, Yokohama, Japan"}]},{"given":"Fumiharu","family":"Nakajima","sequence":"additional","affiliation":[{"name":"Toshiba Corporation Semiconductor and Storage Products Company, Yokohama, Japan"}]},{"given":"Shigeki","family":"Nojima","sequence":"additional","affiliation":[{"name":"Toshiba Corporation Semiconductor and Storage Products Company, Yokohama, Japan"}]},{"given":"Toshiya","family":"Kotani","sequence":"additional","affiliation":[{"name":"Toshiba Corporation Semiconductor and Storage Products Company, Yokohama, Japan"}]},{"given":"Takeshi","family":"Ihara","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer EngineeringGraduate School of Science and Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]},{"given":"Atsushi","family":"Takahashi","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer EngineeringGraduate School of Science and Engineering, Tokyo Institute of Technology, Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1117\/12.916678"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024741"},{"key":"ref12","article-title":"NP-completeness result for positive line-by-fill SADP process","volume":"7823","author":"li","year":"2010","journal-title":"Proc SPIE"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1117\/12.877601","article-title":"Self-aligned double-patterning (SADP) friendly detailed routing","volume":"7974","author":"mirsaeedi","year":"2011","journal-title":"Proc SPIE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160923"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"journal-title":"VLSI Physical Design Automation","year":"1995","author":"sait","key":"ref16"},{"key":"ref17","article-title":"11 nm logic lithography with OPC-lite","volume":"9052","author":"smayling","year":"2014","journal-title":"Proc SPIE"},{"key":"ref18","first-page":"136","article-title":"Metallization opportunities and challenges for future back-end-of-the-line technology","author":"cabral","year":"0","journal-title":"Proc 2010 Adv Metal Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.881293"},{"key":"ref3","article-title":"Sidewall spacer quadruple patterning for 15 nm half-pitch","volume":"7973","author":"xu","year":"2011","journal-title":"Proc SPIE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048374"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035577"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488848"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/TCAD.2010.2079990","article-title":"Simultaneous layout migration and decomposition for double patterning technology","volume":"30","author":"hsu","year":"2011","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.848387"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509607"},{"key":"ref9","first-page":"789","article-title":"Flexible 2D layout decomposition framework for space-type double patterning lithography","author":"ban","year":"2011","journal-title":"Proc IEEE\/ACM Design Autom Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7088672\/07045535.pdf?arnumber=7045535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:24Z","timestamp":1763750604000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7045535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":18,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2404878","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}