{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:10Z","timestamp":1759146670016,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 102-2221-E-007-138-MY3"],"award-info":[{"award-number":["MOST 102-2221-E-007-138-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcad.2015.2408253","type":"journal-article","created":{"date-parts":[[2015,3,2]],"date-time":"2015-03-02T14:40:33Z","timestamp":1425307233000},"page":"778-793","source":"Crossref","is-referenced-by-count":9,"title":["On Refining Row-Based Detailed Placement for Triple Patterning Lithography"],"prefix":"10.1109","volume":"34","author":[{"given":"Hsi-An","family":"Chien","sequence":"first","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Ye-Hong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Szu-Yuan","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Hsiu-Yu","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Ting-Chi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989004"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.760005"},{"key":"ref13","first-page":"117","article-title":"Faster optimal single-row placement with fixed ordering","author":"kahng","year":"2000","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488818"},{"key":"ref15","first-page":"48","article-title":"An efficient and effective detailed placement algorithm","author":"pan","year":"2005","journal-title":"Proc IEEE Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228468"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228579"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691116"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001341"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654200"},{"key":"ref3","article-title":"Pattern split rules! A feasibility study of rule based pitch decomposition for double patterning","volume":"6730","author":"anton","year":"2007","journal-title":"Proc SPIE"},{"key":"ref6","first-page":"1","article-title":"Optimization of standard cell based detailed placement for 16 nm finfet process","author":"du","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560523"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654288"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.898895"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-25486-2_2"},{"journal-title":"NanGate FreePDK45 Generic Open Cell Library","year":"2013","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429396"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429408"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735054"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691142"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691114"},{"article-title":"Constrained shortest paths and related problems","year":"2001","author":"ziegelmann","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105297"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7088672\/07052395.pdf?arnumber=7052395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:51:23Z","timestamp":1641988283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7052395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2408253","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}