{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:44:31Z","timestamp":1761648271987},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Research Foundation of Korea (NRF) grand funded by the Korea government, Ministry of Science, ICT and Future Planning (MSIP)","award":["(No. 2012R1A2A1A03006255)"],"award-info":[{"award-number":["(No. 2012R1A2A1A03006255)"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tcad.2015.2413411","type":"journal-article","created":{"date-parts":[[2015,3,16]],"date-time":"2015-03-16T18:51:20Z","timestamp":1426531880000},"page":"1455-1466","source":"Crossref","is-referenced-by-count":6,"title":["3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability"],"prefix":"10.1109","volume":"34","author":[{"given":"Jaeil","family":"Lim","sequence":"first","affiliation":[]},{"given":"Hyunyul","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2024663"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144290"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700556"},{"key":"ref11","year":"2010","journal-title":"2 GB x16 x32 Mobile LPDDR2 SDRAM S4 Features"},{"key":"ref12","year":"1999","journal-title":"Various Methods of DRAM Refresh"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.136"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061310"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090331"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/jos.116"},{"key":"ref18","first-page":"240","article-title":"A 1.2 GHz Alpha microprocessor with 44.8 GB\/s chip pin bandwidth","author":"jain","year":"2001","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910967"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2214831"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2366231.2337161","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2013.2280647"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2014.6842950"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CAS-ICTD.2009.4960775"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937902"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920531"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008579"},{"key":"ref9","first-page":"1","article-title":"Energy optimization in 3D MPSoCs with wide-I\/O DRAM using temperature variation aware bank-wise refresh","author":"sadri","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref22","year":"2007","journal-title":"Calculating Memory System Power for DDR3"},{"key":"ref21","year":"2011","journal-title":"2 GB x16 x32 Mobile LPDDR2 SDRAM S4 Features"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2004.1320032"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref26","year":"2008","journal-title":"Nangate 45nm open cell library"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7208927\/07061398.pdf?arnumber=7061398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:15Z","timestamp":1642003395000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7061398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":31,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2413411","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}