{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T23:16:44Z","timestamp":1769555804433,"version":"3.49.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Center for Spintronics: Materials, Interfaces, and Architecture"},{"DOI":"10.13039\/100000028","name":"StartNet Center through DARPA and SRC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSSEFF Fellows Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tcad.2015.2413852","type":"journal-article","created":{"date-parts":[[2015,3,16]],"date-time":"2015-03-16T18:51:20Z","timestamp":1426531880000},"page":"1441-1454","source":"Crossref","is-referenced-by-count":18,"title":["Exploring Spin-Transfer-Torque Devices for Logic Applications"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6150-5094","authenticated-orcid":false,"given":"Zoha","family":"Pajouhi","sequence":"first","affiliation":[]},{"given":"Swagath","family":"Venkataramani","sequence":"additional","affiliation":[]},{"given":"Karthik","family":"Yogendra","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","author":"karypis","year":"1998","journal-title":"HMeTiS A Hypergraph Partitioning Package Version 1 5 3"},{"key":"ref38","article-title":"hMetis 1.5: A hypergraph partitioning package","author":"karypis","year":"1998"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICEC.1994.349948"},{"key":"ref32","year":"0","journal-title":"Design Compiler"},{"key":"ref31","author":"srinivasan","year":"2014","journal-title":"Modeling Multi-Magnet Networks Interacting via Spin Currents"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.48.7099"},{"key":"ref37","article-title":"Overview of beyond-CMOS devices and a uniform methodology for their benchmarking","author":"nikonov","year":"2012","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(93)90079-Z"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/71.722221"},{"key":"ref34","author":"gerez","year":"1999","journal-title":"Algorithms for VLSI Design Automation"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.3567772"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941494"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.99.196604"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.3562320"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1126\/science.1201725"},{"key":"ref15","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2012.6222872"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391540"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2116024"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/20.667761"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2028248"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/18\/183201"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2066530"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.3216851"},{"key":"ref29","article-title":"Ultra-high density, high-performance and energy efficient all spin logic","author":"sharad","year":"2014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.96.037201"},{"key":"ref8","first-page":"12","article-title":"Spin transfer torque devices utilizing the spin Hall effect of tungsten","volume":"58","author":"pai","year":"2013","journal-title":"Bull Amer Phys Soc"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2292796"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.3527962"},{"key":"ref1","year":"2014","journal-title":"ITRS Technology Roadmap for Semiconductors"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1063\/1.4817270"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MDT.2011.20","article-title":"Modeling, architecture and applications for emerging memory technologies","volume":"28","author":"xie","year":"2011","journal-title":"IEEE Des Test Comput"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1021\/nl501278c"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.4810904"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1063\/1.2169878"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2156379"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.62.570"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228446"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1063\/1.1459605"},{"key":"ref23","article-title":"Spin transfer torque triad for non-volatile logic gates","author":"kozhanov","year":"2012"},{"key":"ref44","year":"0","journal-title":"Leon SPARC3 Processor"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2012.6256942"},{"key":"ref43","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131530"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7208927\/07061414.pdf?arnumber=7061414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:15Z","timestamp":1642003395000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7061414\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":48,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2413852","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}