{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:59:10Z","timestamp":1780675150480,"version":"3.54.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tcad.2015.2418312","type":"journal-article","created":{"date-parts":[[2015,4,3]],"date-time":"2015-04-03T15:20:25Z","timestamp":1428074425000},"page":"1373-1386","source":"Crossref","is-referenced-by-count":18,"title":["A Fast Prototyping Framework for Analog Layout Migration With Planar Preservation"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8626-1249","authenticated-orcid":false,"given":"Po-Cheng","family":"Pan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ching-Yu","family":"Chin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tung-Chieh","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chin-Chieh","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jou-Chun","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.511572"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654239"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.229733"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687442"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228458"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429517"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269050"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488739"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S0925-7721(01)00047-5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337608"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003710"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917594"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855982"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105379"},{"key":"ref7","first-page":"293","article-title":"A performance-constrained template-based layout retargeting algorithm for analog integrated circuits","author":"liu","year":"2010","journal-title":"Proc 15th Asia South Pacific Design Autom Conf"},{"key":"ref2","first-page":"139","article-title":"Correct-by-construction layout-centric retargeting of large analog designs","author":"bhattacharya","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041850"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147134"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691095"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF01553881"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.654935"},{"key":"ref23","first-page":"299","author":"allen","year":"2002","journal-title":"CMOS Analog Circuit Design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696156"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7208927\/07078859.pdf?arnumber=7078859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:15Z","timestamp":1642003395000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7078859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":25,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2418312","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}