{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:02:16Z","timestamp":1747890136403,"version":"3.41.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61300005","61202015"],"award-info":[{"award-number":["61300005","61202015"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Singapore Ministry of Education Academic Research Fund Tier 1","award":["T1-251RES1120"],"award-info":[{"award-number":["T1-251RES1120"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tcad.2015.2418320","type":"journal-article","created":{"date-parts":[[2015,4,3]],"date-time":"2015-04-03T15:20:25Z","timestamp":1428074425000},"page":"1387-1400","source":"Crossref","is-referenced-by-count":2,"title":["Instruction Cache Locking Using Temporal Reuse Profile"],"prefix":"10.1109","volume":"34","author":[{"given":"Yun","family":"Liang","sequence":"first","affiliation":[]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Ju","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291352"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039386"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485949"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69338-3_17"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/4.509850","article-title":"CACTI: An enhanced cache access and cycle time model","volume":"31","author":"steven","year":"1996","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400404"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9160-2"},{"key":"ref12","first-page":"1","article-title":"Dynamic instruction cache locking in hard real-time systems","author":"arnaud","year":"2006","journal-title":"Proc Int Conf Real-Time Netw Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228434"},{"key":"ref14","first-page":"1","article-title":"WCET-centric dynamic instruction cache locking","author":"ding","year":"2014","journal-title":"Proc Conf Design Autom Test Europe Conf Exhibit (DATE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2002.1181567"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.08.008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9139-4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488916"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450159"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878944"},{"key":"ref27","first-page":"283:1","article-title":"Hardware-based fast exploration of cache hierarchies in application specific MPSoCs","author":"nawinne","year":"2014","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629422"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008141130870"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859635"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1996.563722"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289853"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2007.01.014"},{"key":"ref2","first-page":"49","article-title":"A 160-Mhz, 32-b, 0.5-W CMOS RISC microprocessor","volume":"9","author":"montanaro","year":"1997","journal-title":"Digit Tech J"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.11"},{"key":"ref1","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9032-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"487","DOI":"10.3233\/EMC-2005-00048","article-title":"Improving power efficiency with compiler-assisted cache replacement","volume":"1","author":"yang","year":"2005","journal-title":"J Embedded Comput"},{"key":"ref24","first-page":"617","article-title":"Reuse distance as a metric for cache behavior","author":"beyls","year":"2001","journal-title":"Proc IASTED Int Conf Parallel Distrib Comput Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-011-0650-6"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268850"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1145\/780822.781159","article-title":"Predicting whole-program locality through reuse distance analysis","volume":"38","author":"ding","year":"2003","journal-title":"ACM SIGPLAN Not"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7208927\/07078946.pdf?arnumber=7078946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T21:35:27Z","timestamp":1747863327000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7078946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":38,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2418320","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}