{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T06:27:44Z","timestamp":1750746464478,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 103-2220-E-007-004"],"award-info":[{"award-number":["MOST 103-2220-E-007-004"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/tcad.2015.2432131","type":"journal-article","created":{"date-parts":[[2015,5,12]],"date-time":"2015-05-12T14:45:50Z","timestamp":1431441950000},"page":"1836-1846","source":"Crossref","is-referenced-by-count":6,"title":["General Timing-Aware Built-In Self-Repair for Die-to-Die Interconnects"],"prefix":"10.1109","volume":"34","author":[{"given":"Shi-Yu","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Ting","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeng-Fu","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun-Han Hans","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/DATE.2012.6176602"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2463209.2488824"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2009.2034408"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/MDT.2009.125"},{"key":"ref14","first-page":"1031","article-title":"Small delay testing for TSVs in 3D ICs","author":"lin","year":"2012","journal-title":"Proc IEEE Design Autom Conf"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref16","first-page":"1277","article-title":"Challenges and emerging solutions in testing TSV-based 2.5-D and 3D-stacked ICs","author":"marinissen","year":"2012","journal-title":"Proc Conf Design Autom Test Europe"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TEST.1999.805765"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/IOLTS.2012.6313847"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ICCAD.1989.77002"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VTS.2011.5783749"},{"key":"ref3","first-page":"1","article-title":"3D-IC interconnect test, diagnosis, and repair","author":"chi","year":"2013","journal-title":"Proc IEEE VLSI Test Symp"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/APCCAS.2010.5774885"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCAD.2012.2198475"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCAD.2014.2316093"},{"key":"ref7","first-page":"67","article-title":"At-speed BIST for interposer wires supporting on-the-spot diagnosis","author":"huang","year":"2013","journal-title":"Proc Int On-Line Test Symp"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.2011.6139181"},{"key":"ref9","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc Design Automat Test Europe"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ECTC.2012.6248841"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/43.945309"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ECTC.2012.6249000"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/ECTC.2006.1645716"},{"year":"2001","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/2228360.2228545"},{"year":"2008","journal-title":"CIC Reference Flow for Cell-Based IC Design","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7299732\/07105887.pdf?arnumber=7105887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:41Z","timestamp":1641987941000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7105887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2432131","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}