{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:38:35Z","timestamp":1758127115651,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) of Taiwan","doi-asserted-by":"publisher","award":["MOST-104-2622-E-007-010","MOST 103-2220-E-007-004"],"award-info":[{"award-number":["MOST-104-2622-E-007-010","MOST 103-2220-E-007-004"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tcad.2015.2440322","type":"journal-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T15:41:42Z","timestamp":1433346102000},"page":"2039-2048","source":"Crossref","is-referenced-by-count":8,"title":["Nonintrusive On-Line Transition-Time Binning and Timing Failure Threat Detection for Die-to-Die Interconnects"],"prefix":"10.1109","volume":"34","author":[{"given":"Shi-Yu","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Ting","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua-Xuan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeng-Fu","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun-Han Hans","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1031","article-title":"Small delay testing for TSVs in 3D ICs","author":"lin","year":"2012","journal-title":"Proc IEEE Design Autom Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref12","first-page":"67","article-title":"At-speed BIST for interposer wires supporting on-the-spot diagnosis","author":"huang","year":"2013","journal-title":"Proc Int On-Line Test Symp (IOLTS)"},{"key":"ref13","first-page":"1","article-title":"Post-bond test of through-silicon vias with open defects","author":"montanes","year":"2014","journal-title":"Proc Eur Test Symp (ETS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2198475"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774885"},{"key":"ref16","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc IEEE Design Autom Test Eur"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176602"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313847"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490883"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784499"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653610"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6249000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241859"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488824"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248850"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645716"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.39"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.152"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.139"},{"journal-title":"CIC Reference Flow for Cell-Based IC Design","year":"2008","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917502"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7331566\/07117382.pdf?arnumber=7117382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:35Z","timestamp":1641987935000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7117382\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":24,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2440322","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}