{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:07Z","timestamp":1740132007626,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council, U.K.","doi-asserted-by":"publisher","award":["EP\/K000810\/1"],"award-info":[{"award-number":["EP\/K000810\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Department of Electrical Engineering and Electronics, University of Liverpool, U.K."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tcad.2015.2446939","type":"journal-article","created":{"date-parts":[[2015,6,18]],"date-time":"2015-06-18T14:50:57Z","timestamp":1434639057000},"page":"2013-2024","source":"Crossref","is-referenced-by-count":5,"title":["DFT Architecture With Power-Distribution-Network Consideration for Delay-Based Power Gating Test"],"prefix":"10.1109","volume":"34","author":[{"given":"Vasileios","family":"Tenentes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saqib","family":"Khursheed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniele","family":"Rossi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.85"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654118"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2233505"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2314303"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239319"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.37"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138774"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2162065"},{"journal-title":"IWLS Circuits","year":"2005","key":"ref19"},{"key":"ref28","first-page":"1","article-title":"Thermal challenges during microprocessor testing","volume":"q3","author":"tadayon","year":"2000","journal-title":"Intel Technol J"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1998","author":"abramovici","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2245942"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.32421"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2007","author":"flynn","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013540"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.63"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775879"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.158"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.47"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-1113-7","author":"chakrabarty","year":"2002","journal-title":"Test Resource Partitioning for System-on-a-Chip"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847810"},{"journal-title":"DFT Compiler User s Guide","year":"2013","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297743"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.748177"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700550"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/66.554480"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7331566\/07128344.pdf?arnumber=7128344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:34Z","timestamp":1641987934000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7128344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2446939","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}