{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T19:00:43Z","timestamp":1649098843137},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tcad.2015.2449236","type":"journal-article","created":{"date-parts":[[2015,6,23]],"date-time":"2015-06-23T19:01:36Z","timestamp":1435086096000},"page":"155-165","source":"Crossref","is-referenced-by-count":0,"title":["Managing Test Coverage Uncertainty due to Random Noise in Nano-CMOS: A Case-Study on an SRAM Array"],"prefix":"10.1109","volume":"35","author":[{"given":"Vikram B.","family":"Suresh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081419"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600299"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.211524"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.211525"},{"key":"ref12","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"1998","journal-title":"Proc Int Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893601"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657043"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.32.97"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.32.110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/S0375-9601(02)01365-8"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/16.333824"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810480"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2114633"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/35023233"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2200686"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2011.942068"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558900"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556184"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2009.5206304"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2010.5487565"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.802600"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356657"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207820"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382599"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029769"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510868"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173283"},{"key":"ref23","first-page":"50","article-title":"Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm","author":"tega","year":"2009","journal-title":"Proc Symp VLSI Technol"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131656"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.910605"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7360959\/7131497.pdf?arnumber=7131497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:02Z","timestamp":1642003082000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7131497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":31,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2449236","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}