{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:32Z","timestamp":1771613732936,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tcad.2015.2474363","type":"journal-article","created":{"date-parts":[[2015,8,28]],"date-time":"2015-08-28T18:56:04Z","timestamp":1440788164000},"page":"573-585","source":"Crossref","is-referenced-by-count":48,"title":["Mapping for Maximum Performance on FPGA DSP Blocks"],"prefix":"10.1109","volume":"35","author":[{"given":"Bajaj","family":"Ronak","sequence":"first","affiliation":[]},{"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2015","journal-title":"Impulse C"},{"key":"ref11","year":"2015","journal-title":"Bluespec"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"ref13","year":"2015","journal-title":"Xilinx Autopilot"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355128"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2009.5470208"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772987"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.76"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTMA.2011.593"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14493-6_23"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645531"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554779"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HealthCom.2013.6720674"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1141277.1141584"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2629443"},{"key":"ref1","year":"2013","journal-title":"7 Series DSP48E1 Slice User Guide"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.23"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397257"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927507"},{"key":"ref23","year":"2015","journal-title":"Polynomial Test Suite"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7435365\/7229289.pdf?arnumber=7229289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:40Z","timestamp":1633919680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7229289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2474363","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}