{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T23:43:47Z","timestamp":1776123827934,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-09-C-0002"],"award-info":[{"award-number":["HR0011-09-C-0002"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tcad.2015.2474396","type":"journal-article","created":{"date-parts":[[2015,8,28]],"date-time":"2015-08-28T18:56:04Z","timestamp":1440788164000},"page":"1537-1557","source":"Crossref","is-referenced-by-count":1438,"title":["TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip"],"prefix":"10.1109","volume":"34","author":[{"given":"Filipp","family":"Akopyan","sequence":"first","affiliation":[]},{"given":"Jun","family":"Sawada","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Cassidy","sequence":"additional","affiliation":[]},{"given":"Rodrigo","family":"Alvarez-Icaza","sequence":"additional","affiliation":[]},{"given":"John","family":"Arthur","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Merolla","sequence":"additional","affiliation":[]},{"given":"Nabil","family":"Imam","sequence":"additional","affiliation":[]},{"given":"Yutaka","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Pallab","family":"Datta","sequence":"additional","affiliation":[]},{"given":"Gi-Joon","family":"Nam","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Taba","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Beakes","sequence":"additional","affiliation":[]},{"given":"Bernard","family":"Brezzo","sequence":"additional","affiliation":[]},{"given":"Jente B.","family":"Kuang","sequence":"additional","affiliation":[]},{"given":"Rajit","family":"Manohar","sequence":"additional","affiliation":[]},{"given":"William P.","family":"Risk","sequence":"additional","affiliation":[]},{"given":"Bryan","family":"Jackson","sequence":"additional","affiliation":[]},{"given":"Dharmendra S.","family":"Modha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.cviu.2013.04.005"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2002.1017623"},{"key":"ref33","article-title":"Asynchronous VLSI systems","author":"manohar","year":"1999"},{"key":"ref32","doi-asserted-by":"crossref","DOI":"10.21236\/ADA447033","article-title":"Syntax-directed translation of concurrent programs into self-timed circuits","author":"burns","year":"1988"},{"key":"ref31","article-title":"CAST: Caltech asynchronous synthesis tools","author":"martin","year":"2004","journal-title":"Proc 4th Asynchronous Circuit Design Work Group Workshop"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914073"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2001.990517"},{"key":"ref36","article-title":"Asynchronous pulse logic","author":"nystrom","year":"2001"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569906"},{"key":"ref34","year":"2006"},{"key":"ref28","first-page":"1","article-title":"A three-tier asynchronous FPGA","author":"fang","year":"2006","journal-title":"Proc Int VLSI Multilevel Interconnection Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252637"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1561\/2200000006"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6707077"},{"key":"ref22","first-page":"508","article-title":"High-level synthesis of asynchronous systems by data-driven decomposition","author":"wong","year":"2003","journal-title":"Proc Design Autom Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-4476-9_35"},{"key":"ref24","article-title":"Pipelined asynchronous circuits","author":"lines","year":"1998"},{"key":"ref23","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proc Int Symp Theory Switch"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2013.6864006"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2004.832719"},{"key":"ref10","article-title":"$10^{14}$","author":"wong","year":"2012"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2014.6905473"},{"key":"ref40","first-page":"921","article-title":"The importance of encoding versus training with sparse coding and vector quantization","author":"coates","year":"2011","journal-title":"Proc Int Conf Mach Learn (ICML)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6706927"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284184"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272131"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2014.6981816"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2013.2255873"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2013.05.011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6707078"},{"key":"ref3","first-page":"27","article-title":"Real-time scalable cortical computing at 46 giga-synaptic OPS\/watt with $\\sim 100 \\times $ speedup in time-to-solution and $\\sim 100,000\\times $ reduction in energy-to-solution","author":"cassidy","year":"2014","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal (SC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1008054107"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6706746"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654124"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362627"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597244"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.34"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"ref45","first-page":"216","article-title":"The ISPD2005 placement contest and benchmark suite","author":"nam","year":"2005","journal-title":"Proc Int Symp Phys Design"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870079"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818126"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2400251"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2014.416"},{"key":"ref44","first-page":"453","article-title":"RQL: Global placement via relaxed quadratic spreading and linearization","author":"viswanathan","year":"2007","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"key":"ref43","author":"cong","year":"2007","journal-title":"Modern Circuit Placement Best Practices and Results"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7271134\/07229264.pdf?arnumber=7229264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:37Z","timestamp":1642003357000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7229264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":49,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2474396","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}