{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T10:33:30Z","timestamp":1777631610584,"version":"3.51.4"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tcad.2015.2474408","type":"journal-article","created":{"date-parts":[[2015,8,28]],"date-time":"2015-08-28T18:56:04Z","timestamp":1440788164000},"page":"549-558","source":"Crossref","is-referenced-by-count":130,"title":["Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications"],"prefix":"10.1109","volume":"35","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6186-6209","authenticated-orcid":false,"given":"Soumitra","family":"Pal","sequence":"first","affiliation":[]},{"given":"Aminul","family":"Islam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164009"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2181387"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2336531"},{"key":"ref31","first-page":"55","article-title":"Which is the best dual-port SRAM in 45-nm process technology? 8T, 10T single end, and 10T differential","author":"noguchi","year":"2008","journal-title":"Proc IEEE ICICDT"},{"key":"ref30","year":"2015","journal-title":"Nanoscale Integration and Modeling (NIMO) Group Arizona State University (ASU)"},{"key":"ref37","year":"2015"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2012.669708"},{"key":"ref35","first-page":"40","article-title":"Bit line and storage node decoupled 13T SRAM cell in 22-nm technology node","volume":"20","author":"roy","year":"2013","journal-title":"Wulfenia Journal"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NDCS.2008.10"},{"key":"ref40","first-page":"55","article-title":"SRAM leakage suppression by minimizing standby supply voltage","author":"qin","year":"2004","journal-title":"Symp ISQED Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.833965"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"ref15","first-page":"328","article-title":"A 65 nm 8T sub-Vt SRAM employing sense-amplifier redundancy","author":"verma","year":"2007","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373428"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102571"},{"key":"ref19","first-page":"2592","article-title":"A 256 kb subthreshold SRAM in 65 nm CMOS","author":"calhoun","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref28","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848032"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911352"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039529"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000459"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012598"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013768"},{"key":"ref2","year":"2015","journal-title":"International Technology Roadmap for Semiconductors 2011 Edition"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/0470033371"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013766"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001903"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2317571"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.200"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.09.034"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref25","first-page":"659","article-title":"A 0.56-V 128 kb 10T SRAM using column line assist (CLA) scheme","author":"okumura","year":"2009","journal-title":"Proc ISQED"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7435365\/7229279.pdf?arnumber=7229279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:40Z","timestamp":1633919680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7229279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":44,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2474408","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}