{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T16:18:20Z","timestamp":1778170700858,"version":"3.51.4"},"reference-count":122,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency PERFECT program","doi-asserted-by":"publisher","award":["HR0011-13-2-0007"],"award-info":[{"award-number":["HR0011-13-2-0007"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61221062"],"award-info":[{"award-number":["61221062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61303158"],"award-info":[{"award-number":["61303158"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61432016"],"award-info":[{"award-number":["61432016"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61473275"],"award-info":[{"award-number":["61473275"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"973 Program of China","award":["2015CB358800"],"award-info":[{"award-number":["2015CB358800"]}]},{"name":"Strategic Priority Research Program of the Chinese Academy of Sciences","award":["XDB02040009"],"award-info":[{"award-number":["XDB02040009"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tcad.2015.2481796","type":"journal-article","created":{"date-parts":[[2015,9,24]],"date-time":"2015-09-24T18:47:32Z","timestamp":1443120452000},"page":"433-446","source":"Crossref","is-referenced-by-count":18,"title":["Accelerating Architectural Simulation Via Statistical Techniques: A Survey"],"prefix":"10.1109","volume":"35","author":[{"given":"Qi","family":"Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianshi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunji","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franz","family":"Franchetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382172"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.14"},{"key":"ref33","first-page":"7","article-title":"Variability in architectural simulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"Proc HPCA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206991"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.2000.876444"},{"key":"ref30","article-title":"Performance debugging and tuning using an instruction-set simulator","author":"magnusson","year":"1997"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919641"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"ref35","author":"mitchell","year":"1997","journal-title":"Machine Learning"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169043"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169046"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457114"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"ref26","article-title":"CMP$im: A pinbased on-the-fly multi-core cache simulator","author":"jaleel","year":"2008","journal-title":"Proc MoBS"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636101"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563595"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.53"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291355"},{"key":"ref55","first-page":"343","article-title":"Using machine learning to guide architecture simulation","volume":"7","author":"hamerly","year":"2006","journal-title":"J Mach Learn Res"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207012"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2465529.2465540"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"ref4","article-title":"SimNow: Fast platform simulation purely in software","author":"bedicheck","year":"2004","journal-title":"Proc Hot Chips"},{"key":"ref3","year":"2000","journal-title":"PowerPC 405GP Embedded Processor Users Manual"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749747"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.77"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1341312.1341325"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310787"},{"key":"ref45","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601940"},{"key":"ref47","first-page":"589","article-title":"Speculative updates of local and global branch history: A quantitative analysis","volume":"2","author":"skadron","year":"2000","journal-title":"J Instruction-Level Parallelism"},{"key":"ref42","first-page":"45","article-title":"On the predictability of program behavior using different input data sets","author":"hsu","year":"2002","journal-title":"Proc Interact"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178050"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953284"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183546"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806647"},{"key":"ref71","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/1531793.1531804","article-title":"HASS: A scheduler for heterogeneous multicore systems","volume":"43","author":"shelepov","year":"2009","journal-title":"ACM SIGOPS Oper Syst Rev"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152174"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391713"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.87"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241616"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250713"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/1921598.1921605"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598116"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/1147224.1147225"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054914"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064278"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522340"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557141"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844456"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106006"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1525996"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054910"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.85"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.404"},{"key":"ref95","doi-asserted-by":"crossref","first-page":"305","DOI":"10.3233\/EMC-2005-00034","article-title":"Multi-objective design space exploration of embedded systems","volume":"1","author":"palermo","year":"2005","journal-title":"J Embedded Comput"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450103"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742892"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336223"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665688"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/2542182.2542202"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178049"},{"key":"ref91","first-page":"1671","article-title":"Effective and efficient microprocessor design space exploration using unlabeled design configurations","author":"guo","year":"2011","journal-title":"Proc IJCAI"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095782"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028681"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1145\/2678277"},{"key":"ref103","first-page":"1","article-title":"How sensitive is processor customization to the workload’s input datasets?","author":"breughe","year":"2011","journal-title":"Proc ASAP"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.3"},{"key":"ref112","article-title":"T4: A highly threaded server-on-a-chip with native support for heterogeneous computing","author":"golla","year":"2011","journal-title":"Proc HOT Chip Symp"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815967"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379634"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.01.004"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837307"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/1577129.1577134","article-title":"SlackSim: A platform for parallel simulations of CMPs on CMPs","volume":"37","author":"chen","year":"2009","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534925"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2082156.2082166"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241617"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346211"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762718"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541961"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.45"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/1839667.1839670"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.6"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840306"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391711"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/2490302.2490307"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868669"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771797"},{"key":"ref86","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/1168857.1168882","article-title":"Efficiently exploring architectural design spaces via predictive modeling","author":"\u00efpek","year":"2006","journal-title":"Proc ASPLOS"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/1328195.1328196"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.26"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7419205\/7275143.pdf?arnumber=7275143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T20:04:36Z","timestamp":1748635476000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7275143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":122,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2481796","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}