{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:01:40Z","timestamp":1771696900492,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61432017"],"award-info":[{"award-number":["61432017"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61176040"],"award-info":[{"award-number":["61176040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61221062"],"award-info":[{"award-number":["61221062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Basic Research Program of China (973)","award":["2011CB302501"],"award-info":[{"award-number":["2011CB302501"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/tcad.2015.2481863","type":"journal-article","created":{"date-parts":[[2015,9,24]],"date-time":"2015-09-24T14:47:32Z","timestamp":1443106052000},"page":"999-1011","source":"Crossref","is-referenced-by-count":10,"title":["Functional Test Generation for Hard-to-Reach States Using Path Constraint Solving"],"prefix":"10.1109","volume":"35","author":[{"given":"Yanhong","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Tiancheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Lv","sequence":"additional","affiliation":[]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.52"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065036"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.386221"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917424"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340179"},{"key":"ref15","first-page":"1","article-title":"Efficient validation input generation in RTL by hybridized source code analysis","author":"liu","year":"2011","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref16","author":"awedh","year":"2015","journal-title":"Formal Verification Tool VIS-2 4 Release"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260998"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-8634-3"},{"key":"ref19","author":"barrett","year":"2015","journal-title":"The Satisfiability Modulo Theories Solver CVC3"},{"key":"ref4","first-page":"63","article-title":"An effective guidance strategy for abstraction-guided simulation","author":"paula","year":"2007","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229318"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484714"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582325"},{"key":"ref8","first-page":"1","article-title":"Functional test generation guided by steady-state probabilities of abstract design","author":"wang","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244050"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268842"},{"key":"ref9","author":"biswas","year":"2015","journal-title":"Accelerating Coverage Convergence Using Symbolic Properties"},{"key":"ref20","author":"reorda","year":"2015","journal-title":"ITC99 Benchmark Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401556"},{"key":"ref21","author":"chen","year":"2008","journal-title":"SoC Design Philosophy and Source Code Analysis (in Chinese)"},{"key":"ref23","author":"van harmelen","year":"2008","journal-title":"Handbook of Knowledge Representation"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7471560\/07275141.pdf?arnumber=7275141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:46:05Z","timestamp":1641987965000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7275141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2481863","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}