{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T15:42:49Z","timestamp":1773330169694,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tcad.2015.2488488","type":"journal-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T18:42:53Z","timestamp":1444329773000},"page":"651-664","source":"Crossref","is-referenced-by-count":16,"title":["Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction"],"prefix":"10.1109","volume":"35","author":[{"given":"Fazal","family":"Hameed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Bauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434074"},{"key":"ref32","article-title":"CACTI 5.1 HPL 2008\/20","author":"thoziyoor","year":"2008"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485958"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593197"},{"key":"ref11","first-page":"1","article-title":"SimPoint 3.0: Faster and more flexible program analysis","volume":"7","author":"hamerly","year":"2005","journal-title":"J Instruction-Level Parallelism"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.100"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref17","first-page":"111","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"Proc Int Conf Parallel Archit Compilat Tech (PACT)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369763"},{"key":"ref27","first-page":"235","article-title":"Fundamental latency trade-offs in architecting DRAM caches","author":"qureshi","year":"2012","journal-title":"Proc IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241619"},{"key":"ref29","first-page":"22","article-title":"UltraSPARC T2: A highly-threaded, power-efficient, SPARC SOC","author":"shah","year":"2007","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658988"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2131610"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662515"},{"key":"ref1","year":"2015","journal-title":"Standard Performance Evaluation Corporation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"key":"ref24","article-title":"Hybrid memory cube: Breakthrough DRAM performance with a fundamentally re-architected DRAM subsystem","author":"pawlowski","year":"2011","journal-title":"Proc 23rd Hot Chips Conf"},{"key":"ref23","first-page":"164","article-title":"Balancing throughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw (ISPASS)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7435365\/7294660.pdf?arnumber=7294660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:40Z","timestamp":1633919680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2488488","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}