{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:50Z","timestamp":1747868750631},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Center for Domain-Specific Computing","award":["CCF-0926127"],"award-info":[{"award-number":["CCF-0926127"]}]},{"name":"C-FAR, one of six centers of STARnet"},{"name":"Semiconductor Research Corporation Program sponsored by Microelectronics Advanced Research Corporation and Defense Advanced Research Projects Agency"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tcad.2015.2488491","type":"journal-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T18:42:53Z","timestamp":1444329773000},"page":"407-418","source":"Crossref","is-referenced-by-count":12,"title":["An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers"],"prefix":"10.1109","volume":"35","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bingjun","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"10","article-title":"1.1 computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","author":"fuller","year":"2011","journal-title":"The Future of Computing Performance Game Over or Next Level?"},{"key":"ref12","author":"graham","year":"2004","journal-title":"Getting Up to Speed The Future of Supercomputing"},{"key":"ref13","year":"2015","journal-title":"Vivado High-Level Synthesis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881404"},{"key":"ref15","article-title":"Stencil domain specific language (SDSL) user guide 0.2.1 draft","author":"henretty","year":"2013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.141"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488797"},{"key":"ref18","year":"2013","journal-title":"Bicubic Interpolation"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1155\/2007\/75947","article-title":"pn: A tool for improved derivation of process networks","volume":"2007","author":"verdoolaege","year":"2007","journal-title":"EURASIP J Embedded Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164955"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687528"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429484"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref9","first-page":"155","article-title":"Automatic memory partitioning","author":"asher","year":"2010","journal-title":"Proc Int Conf Hardw \/Softw Codesign Syst Synth"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657039"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435271"},{"key":"ref22","article-title":"CMOST: A system-level FPGA compilation framework","author":"cong","year":"2015","journal-title":"Proc Design Autom Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407835"},{"key":"ref24","year":"2015","journal-title":"Rose Compiler Infrastructure"},{"key":"ref23","year":"2015","journal-title":"LLVM-polly"},{"key":"ref25","year":"2015","journal-title":"Virtex-7 FPGA Data Sheets"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7419205\/7294635.pdf?arnumber=7294635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:27Z","timestamp":1642006107000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":25,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2488491","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}