{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:09:12Z","timestamp":1761581352560},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"IBM, MediaTek, Taiwan Semiconductor Manufacturing Company Ltd., and NSC of Taiwan","award":["NSC 103-2918-I-002-012","NSC 102-2221-E-002-235-MY3","NSC 102-2923-E-002-006-MY3","NSC 101-2221-E-002-191-MY3"],"award-info":[{"award-number":["NSC 103-2918-I-002-012","NSC 102-2221-E-002-235-MY3","NSC 102-2923-E-002-006-MY3","NSC 101-2221-E-002-191-MY3"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tcad.2015.2488492","type":"journal-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T18:42:53Z","timestamp":1444329773000},"page":"598-610","source":"Crossref","is-referenced-by-count":5,"title":["Simultaneous EUV Flare Variation Minimization and CMP Control by Coupling-Aware Dummification"],"prefix":"10.1109","volume":"35","author":[{"given":"Hui-Ju Katherine","family":"Chiang","sequence":"first","affiliation":[]},{"given":"Chi-Yuan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228578"},{"key":"ref11","year":"2013","journal-title":"FFTW3 (Fastest Fourier Transform in the West)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907061"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/12.472302"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.06GD09"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593215"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1117\/12.846966","article-title":"Full chip correction of EUV design","author":"lorusso","year":"2010","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref17","year":"2013","journal-title":"Lp Solve 5 5 2"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855298"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1116\/1.3013297"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1117\/12.879488","article-title":"EUV flare and proximity modeling and model-based correction","volume":"7969","author":"zuniga","year":"2011","journal-title":"Proc SPIE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505422"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337610"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2032359"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391599"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320162"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735052"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.536024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357785"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.846325"},{"key":"ref20","article-title":"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer","author":"naylor","year":"2001"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"320","DOI":"10.1117\/12.599999","article-title":"Layout compensation for EUV flare","volume":"5751","author":"schellenberg","year":"2005","journal-title":"Proc SPIE"},{"key":"ref21","first-page":"437","article-title":"Pattern and process dependencies in copper damascene chemical mechanical polishing processes","author":"park","year":"1998","journal-title":"Proc VMIC"},{"key":"ref24","article-title":"Method for modifying a chip layout to minimize within-die CD variations caused by flare variations in EUV lithography","author":"singh","year":"2003"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1117\/12.846472","article-title":"Flare modeling and calculation for EUV optics","volume":"7636","author":"shiraishi","year":"2010","journal-title":"Proc SPIE"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1117\/12.814379","article-title":"Integration of EUV Lithography in the fabrication of 22 nm node devices","volume":"7271","author":"wood","year":"2009","journal-title":"Proc SPIE"},{"key":"ref25","first-page":"70","article-title":"The importance of layout density control in semiconductor manufacturing","author":"singh","year":"2003","journal-title":"Proc EDPW"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7435365\/07294646.pdf?arnumber=7294646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:40Z","timestamp":1633919680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7294646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2488492","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}