{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:10Z","timestamp":1740132010802,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"ESD Association"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF ECCS 0725406"],"award-info":[{"award-number":["NSF ECCS 0725406"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcad.2015.2495196","type":"journal-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T18:51:37Z","timestamp":1445971897000},"page":"1105-1113","source":"Crossref","is-referenced-by-count":9,"title":["Full-Component Modeling and Simulation of Charged Device Model ESD"],"prefix":"10.1109","volume":"35","author":[{"given":"Kuo-Hsuan","family":"Meng","sequence":"first","affiliation":[]},{"given":"Vrashank","family":"Shukla","sequence":"additional","affiliation":[]},{"given":"Elyse","family":"Rosenbaum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1b.3-1","article-title":"CDM circuit simulation of a HV operational amplifier realized in 0.35 $\\mu {\\mathrm{ m}}$ smart power technology","author":"dissegna","year":"2007","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488782"},{"key":"ref12","first-page":"1","article-title":"CDM simulation study of a system-in-package","author":"shukla","year":"2010","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784566"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2213173"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(03)00276-2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2342241"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICSMC2.2003.1428273"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(02)00051-3"},{"key":"ref19","first-page":"1","article-title":"CDM tester properties as deduced from waveforms","author":"maloney","year":"2013","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2007.4401771"},{"journal-title":"Field-Induced Charged-Device Model Test Method for Electrostatic Discharge Withstand Thresholds of Microelectronic Components","year":"2013","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.12.004"},{"journal-title":"White Paper 2 A case for lowering component level CDM ESD specifications and requirements","year":"2010","key":"ref3"},{"key":"ref6","first-page":"332","article-title":"New protection techniques and test chip design for achieving high CDM robustness","author":"watanabe","year":"2008","journal-title":"Proc EOS\/ESD Symp"},{"year":"1999","key":"ref5"},{"article-title":"Charged device model (CDM) ESD in ICs","year":"2006","author":"etherton","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2004.5272602"},{"journal-title":"White Paper—ESD Phenomena and the Reliability for Microelectronics","year":"2002","key":"ref2"},{"key":"ref9","first-page":"456","article-title":"Chip-level simulation for CDM failures in multi-power ICs","author":"lee","year":"2000","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref1","first-page":"14","article-title":"On the relevance of IC ESD performance to product quality","author":"smedes","year":"2008","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref20","first-page":"1","article-title":"Influence of package parasitic elements on CDM stress","author":"di sarro","year":"2013","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref22","first-page":"1","article-title":"A co-optimization methodology on ESD robustness and functionality for pad-ring circuitry","author":"meng","year":"2014","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref21","first-page":"1","article-title":"Effect of delay in package traces on CDM stress and peak current","author":"kireev","year":"2009","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2166399"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055359"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996611"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.04.004"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7493714\/07308012.pdf?arnumber=7308012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:57Z","timestamp":1633919697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7308012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":28,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2495196","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}