{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T06:54:51Z","timestamp":1769064891457,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union through the MODERN Project","award":["ENIAC120003"],"award-info":[{"award-number":["ENIAC120003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcad.2015.2501307","type":"journal-article","created":{"date-parts":[[2015,11,17]],"date-time":"2015-11-17T19:36:38Z","timestamp":1447788998000},"page":"1224-1228","source":"Crossref","is-referenced-by-count":36,"title":["A SVM Surrogate Model-Based Method for Parametric Yield Optimization"],"prefix":"10.1109","volume":"35","author":[{"given":"Angelo","family":"Ciccazzo","sequence":"first","affiliation":[]},{"given":"Gianni","family":"Di Pillo","sequence":"additional","affiliation":[]},{"given":"Vittorio","family":"Latorre","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-013-1509-5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10589-011-9405-3"},{"key":"ref12","first-page":"113","article-title":"RaGAzi: A random and gradient-based approach to analog sizing for mixed discrete and continuous parameters","author":"pehl","year":"2009","journal-title":"Proc Int Symp Integr Circuits (ISIC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126612400221"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10589-008-9202-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.273749"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156493000121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.51"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852720"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681573"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1080\/00401706.1987.10488205"},{"key":"ref2","author":"graeb","year":"2007","journal-title":"Analog Design Centering and Sizing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10957-013-0441-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106850"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7493714\/07329988.pdf?arnumber=7329988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:57Z","timestamp":1633919697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7329988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":14,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2501307","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}