{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:40:27Z","timestamp":1761324027785,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1128624","CCF-1314876"],"award-info":[{"award-number":["CNS-1128624","CCF-1314876"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics Grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/tcad.2015.2504330","type":"journal-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T14:11:58Z","timestamp":1448892718000},"page":"1318-1331","source":"Crossref","is-referenced-by-count":11,"title":["Learning-Based Power\/Performance Optimization for Many-Core Systems With Extended-Range Voltage\/Frequency Scaling"],"prefix":"10.1109","volume":"35","author":[{"given":"Ermao","family":"Cai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Da-Cheng","family":"Juan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinpyo","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Marculescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"All of Statistics A Concise Course in Statistical Inference","year":"2013","author":"wasserman","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283792"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691155"},{"journal-title":"Predictive Technology Model","year":"2012","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627608"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372611"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260569"},{"key":"ref34","first-page":"30","article-title":"The uncore: A modular approach to feeding the high-performance cores","volume":"14","author":"hill","year":"2010","journal-title":"Intel Technol J"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658995"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165027"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810285"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.86"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160001"},{"key":"ref14","first-page":"77","article-title":"Dynamic power-performance adaptation of parallel computation on chip multiprocessors","author":"li","year":"2006","journal-title":"Proc IEEE 12th Int Symp High-Perform Comput Archit"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840938"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206795"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.341"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263951"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref3","first-page":"188","article-title":"Evaluation of the Intel® core™ i7 Turbo Boost feature","author":"charles","year":"2009","journal-title":"Proc IEEE Int Symp Workload Charact (IISWC)"},{"key":"ref6","first-page":"66","article-title":"A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS","author":"jain","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333686"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081437"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.818594"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382152"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007164"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155641"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854283"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"article-title":"Effective use of performance monitoring counters for run-time prediction of power","year":"2004","author":"bircher","key":"ref42"},{"key":"ref24","volume":"2","author":"casella","year":"2002","journal-title":"Statistical Inference"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"journal-title":"Pattern Recognition and Machine Learning","year":"2006","author":"bishop","key":"ref23"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168942"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7514295\/07339672.pdf?arnumber=7339672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:53Z","timestamp":1641987953000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7339672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":45,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2504330","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}