{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T18:27:29Z","timestamp":1780338449375,"version":"3.54.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program and Next-Generation Information Computing Development Program through the National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","award":["NRF-2013R1A2A2A01068260"],"award-info":[{"award-number":["NRF-2013R1A2A2A01068260"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program and Next-Generation Information Computing Development Program through the National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","award":["NRF-2015M3C4A7065645"],"award-info":[{"award-number":["NRF-2015M3C4A7065645"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcad.2015.2504868","type":"journal-article","created":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T19:05:05Z","timestamp":1448996705000},"page":"1079-1091","source":"Crossref","is-referenced-by-count":45,"title":["An Integrated Approach for Managing Read Disturbs in High-Density NAND Flash Memory"],"prefix":"10.1109","volume":"35","author":[{"given":"Keonsoo","family":"Ha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaeyong","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jihong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591594"},{"key":"ref32","year":"2012","journal-title":"Getting the Hang of IOPS"},{"key":"ref31","year":"2011","journal-title":"Telecom application transaction processing benchmark"},{"key":"ref30","year":"2010","journal-title":"Introducing tpce-Like Workload for MySQL"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2757667.2757679"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500743"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2465529.2465548"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SRDS.2012.61"},{"key":"ref12","article-title":"Reducing NAND defects and failures with micron NFTL","author":"phil","year":"2011"},{"key":"ref13","article-title":"Efficient reduction of read disturb errors in NAND flash memory","author":"frost","year":"2010"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2012.6380706"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.1657043"},{"key":"ref16","first-page":"2","article-title":"The bleak future of NAND flash memory","author":"grupp","year":"2012","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.431"},{"key":"ref18","year":"2013","journal-title":"ioDrive Octal"},{"key":"ref19","year":"2014","journal-title":"Microsoft Production Server Traces"},{"key":"ref28","first-page":"27","article-title":"Program-counter-based pattern classification in buffer caching","volume":"6","author":"gniady","year":"2004","journal-title":"Proc USENIX Symp on Operating System Design and Implementation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873234"},{"key":"ref3","article-title":"Nonvolatile memory device, method of operating nonvolatile memory device and memory system including nonvolatile memory device","author":"kim","year":"2012"},{"key":"ref6","year":"2012","journal-title":"SSDs for Data Centers The Need for Speed"},{"key":"ref29","year":"2007","journal-title":"Websearch Trace from UMass Trace Repository"},{"key":"ref5","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref8","year":"2013","journal-title":"Lightning Read-Intensive 6Gb\/s SAS Enterprise Solid State Drives"},{"key":"ref7","year":"2013","journal-title":"Read Intensive Applications Have Met Their Match in New TOSHIBA Enterprise SSD"},{"key":"ref2","article-title":"Memory controller, method of operating the same and memory system including the same","author":"seo","year":"2013"},{"key":"ref9","year":"2014","journal-title":"Memcached"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.04C062"},{"key":"ref20","first-page":"4","article-title":"Improving NAND endurance by dynamic program and erase scaling","author":"jeong","year":"2013","journal-title":"Proc 2nd USENIX Workshop Hot Topics Storage File Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418893"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref24","first-page":"132","article-title":"A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB\/s high performance TLC NAND flash memory","author":"shin","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref23","first-page":"18","article-title":"Exploiting memory device wear-out dynamics to improve NAND flash memory system performance","author":"pan","year":"2011","journal-title":"Proc USENIX Symp on Operating System Design and Implementation"},{"key":"ref26","first-page":"1","article-title":"25nm 64Gb 130mm2 3bpc NAND flash memory","author":"goldman","year":"2013","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.1775"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7493714\/07342903.pdf?arnumber=7342903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:57Z","timestamp":1633919697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7342903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":36,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2504868","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}