{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:12Z","timestamp":1740132012262,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program through the National Research Foundation of Korea and the Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["2013R1A1A1005534"],"award-info":[{"award-number":["2013R1A1A1005534"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcad.2015.2504918","type":"journal-article","created":{"date-parts":[[2015,12,3]],"date-time":"2015-12-03T19:07:31Z","timestamp":1449169651000},"page":"1092-1104","source":"Crossref","is-referenced-by-count":1,"title":["Mapping Imperfect Loops to Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1109","volume":"35","author":[{"given":"Hyeonuk","family":"Sim","sequence":"first","affiliation":[]},{"given":"Hongsik","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Seongseok","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1216544.1216550"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197366"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032519"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0788"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555317"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/CGO.2004.1281672","article-title":"Single-dimension software pipelining for multi-dimensional loops","author":"rong","year":"2004","journal-title":"Proc Code Gener Optim"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001744"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435271"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228270"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718367"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0905-0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086711"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488757"},{"key":"ref6","first-page":"17","article-title":"Enhanced loop coalescing: A compiler technique for transforming non-uniform iteration spaces","author":"kejariwal","year":"2005","journal-title":"Proc ISHPCA"},{"journal-title":"Poly Bench\/C Version 3 2","year":"2016","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/209937.209944"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45937-5_14"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.321"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2655242"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/7902.7904"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0891-2"},{"key":"ref22","first-page":"709","article-title":"The structure of an advanced vectorizer for pipelined processors","author":"kuck","year":"1980","journal-title":"Proc Int Comput Softw Appl Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.320"},{"article-title":"‘C-Level’ programming of parallel coprocessor accelerators","year":"2010","author":"ylvisaker","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156150"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656085"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7493714\/07345548.pdf?arnumber=7345548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:57Z","timestamp":1633919697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7345548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2504918","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}