{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:14Z","timestamp":1740132014052,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100006192","name":"U.S. Department of Energy, Office of Science, Office of Advanced Scientific Computing Research","doi-asserted-by":"publisher","award":["DE-SC0013553"],"award-info":[{"award-number":["DE-SC0013553"]}],"id":[{"id":"10.13039\/100006192","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1461698","1500848"],"award-info":[{"award-number":["1461698","1500848"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/tcad.2015.2512899","type":"journal-article","created":{"date-parts":[[2015,12,29]],"date-time":"2015-12-29T18:19:31Z","timestamp":1451413171000},"page":"1461-1474","source":"Crossref","is-referenced-by-count":7,"title":["Adapting <inline-formula> <tex-math notation=\"LaTeX\">$\\text{B}^{+}$ <\/tex-math> <\/inline-formula>-Tree for Emerging Nonvolatile Memory-Based Main Memory"],"prefix":"10.1109","volume":"35","author":[{"given":"Ping","family":"Chi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang-Chien","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Pin - A dynamic binary instrumentation tool","year":"2012","author":"berkowits","key":"ref31"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1145\/885651.781063","article-title":"Effect of node size on the performance of cache-conscious B+-tree","author":"hankins","year":"2003","journal-title":"Proc ACM SIGMETRICS Measurement and Modeling of Computer Systems Conf (SIGMETRICS)"},{"article-title":"Evaluating row buffer locality in future non-volatile main memories","year":"2012","author":"meza","key":"ref10"},{"key":"ref11","first-page":"301","article-title":"Using multilevel cell STT-RAM for fast and energy-efficient local checkpointing","author":"chi","year":"2014","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"ref17","first-page":"2","article-title":"Operating system implications of fast, cheap, non-volatile memory","author":"bailey","year":"2011","journal-title":"Proc USENIX Conf Hot Topics in Oper Sys (HotOs)"},{"article-title":"Redesign of database algorithms for next generation non-volatile memory technology","year":"2013","author":"hu","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/69.180602"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/ISPASS.2013.6557176","article-title":"Evaluating STT-RAM as an energy-efficient main memory alternative","author":"kultursay","year":"2013","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw (ISPASS)"},{"journal-title":"Phase Change Memory and its Impacts on Memory Hierarchy","year":"2009","author":"doller","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/376284.375688"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref7","first-page":"21","article-title":"Rethinking database algorithms for phase change memory","author":"chen","year":"2011","journal-title":"Proc of 5th Conf on Innovative Data Systems Research (CIDR)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.3564883"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref20","first-page":"294","article-title":"A study of index structures for main memory database management systems","author":"lehman","year":"1986","journal-title":"Proc 13th Int Conf Very Large Data Bases (VLDB)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/48529.48535"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1145\/335191.335449","article-title":"Making B+-tree cache conscious in main memory","author":"rao","year":"2000","journal-title":"Proc ACM SIGMOD Int Conf Manage Data-SIGMOD"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF01185207"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/165231.165247"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/B978-155860869-6\/50025-1"},{"key":"ref25","first-page":"54","article-title":"Database architecture optimized for the new bottleneck: Memory access","author":"boncz","year":"1999","journal-title":"Proc 13th Int Conf Very Large Data Bases (VLDB)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7547335\/07368150.pdf?arnumber=7368150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:48Z","timestamp":1641988128000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7368150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":31,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2512899","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}