{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T15:34:42Z","timestamp":1777476882240,"version":"3.51.4"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/tcad.2015.2512905","type":"journal-article","created":{"date-parts":[[2015,12,29]],"date-time":"2015-12-29T23:19:31Z","timestamp":1451431171000},"page":"1546-1556","source":"Crossref","is-referenced-by-count":8,"title":["Built-In Self-Heating Thermal Testing of FPGAs"],"prefix":"10.1109","volume":"35","author":[{"given":"Abdulazim","family":"Amouri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jochen","family":"Hepp","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5030-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2002.808011"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320154"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.59"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.80"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/THERMINIC.2014.6972506"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.12.001"},{"key":"ref18","article-title":"Methods and apparatus for isolating critical paths on an IC device having a thermal energy generator","author":"chan","year":"2005"},{"key":"ref19","article-title":"Methods and circuits for measuring the thermal resistance of a packaged IC","author":"hsieh","year":"2007"},{"key":"ref4","article-title":"Xilinx ultrascale: The next-generation architecture for your next-generation architecture","author":"leibson","year":"2013","journal-title":"Xilinx White Paper WP435"},{"key":"ref3","article-title":"Xilinx’s 3D (or 2.5 D) packaging enables the world’s highest capacity FPGA device, and one of the most powerful processors on the market","author":"yannou","year":"2011","journal-title":"3D Packaging"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1201\/b12722-2"},{"key":"ref5","article-title":"The breakthrough advantage for FPGAs with tri-gate technology","year":"2013","journal-title":"Altera White Paper WP-01201"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818753"},{"key":"ref7","first-page":"376","article-title":"Thermal-aware test scheduling using on-chip temperature sensors","author":"yao","year":"2011","journal-title":"Proc 24th Int Conf VLSI Design (VLSI Design)"},{"key":"ref2","article-title":"Meeting the performance and power imperative of the zettabyte era with generation 10","year":"2013","journal-title":"Altera White Paper WP-01200"},{"key":"ref9","first-page":"552","article-title":"Thermal-aware test scheduling and hot spot temperature minimization for core-based systems","author":"liu","year":"2005","journal-title":"Proc 20th IEEE Int Symp Defect Fault Tolerance VLSI Syst (DFT)"},{"key":"ref1","article-title":"Xilinx ultrascale architecture for high-performance, smarter systems","author":"mehta","year":"2013","journal-title":"Xilinx White Paper WP434"},{"key":"ref20","article-title":"Self-heating mechanism for duplicating microbump failure conditions in FPGAs and for logging failures","author":"conn","year":"2008"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.48"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927390"},{"key":"ref24","year":"2012","journal-title":"Virtex-5 FPGA User Guide"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2009.4806778"},{"key":"ref25","author":"amos","year":"2011","journal-title":"FPGA-Based Prototyping Methodology Manual"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7547335\/07368121.pdf?arnumber=7368121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:48Z","timestamp":1642006128000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7368121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":25,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2512905","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}