{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T15:06:51Z","timestamp":1648825611767},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tcad.2015.2512908","type":"journal-article","created":{"date-parts":[[2015,12,29]],"date-time":"2015-12-29T23:19:31Z","timestamp":1451431171000},"page":"1630-1639","source":"Crossref","is-referenced-by-count":2,"title":["Model-Based Initial Bias (MIB): Toward a Single-Iteration Optical Proximity Correction"],"prefix":"10.1109","volume":"35","author":[{"given":"Ayman","family":"Hamouda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karim S.","family":"Karim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1117\/12.686725"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1117\/12.2027718"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176728"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1117\/3.401208"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.435747"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1117\/12.425233"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/12.712272"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.814844"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429395"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770711"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1117\/12.2046635"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1117\/12.746757"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1117\/12.814085"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1117\/1.2399537"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.847222"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042882"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2096437"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"615301","DOI":"10.1117\/12.655176","article-title":"Marching to the beat of Moore&#x2019;s law","volume":"6153","author":"borodovsky","year":"2006","journal-title":"Proc SPIE"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1117\/12.881596"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2003.1228007"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"727411","DOI":"10.1117\/12.811868","article-title":"Improving yield through the application of process window OPC","volume":"7274","author":"azpiroz","year":"2009","journal-title":"Proc SPIE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.535605"},{"key":"ref2","first-page":"19","article-title":"CMOS challenges of keeping up with Moore&#x2019;s law","author":"orlowski","year":"2005","journal-title":"Proc 13th IEEE Int Conf Adv Thermal Process Semicond RTP"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/1.2752814"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.782650"},{"key":"ref20","article-title":"Method for correcting a mask design layout","author":"gupta","year":"2009"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1117\/12.742273"},{"key":"ref21","first-page":"72750n","article-title":"Directional 2D functions as models for fast layout pattern transfer verification","volume":"7275","author":"torres","year":"2009","journal-title":"Proc SPIE"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1117\/12.476941"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1117\/12.389011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1117\/12.769287"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7563474\/07368170.pdf?arnumber=7368170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:01Z","timestamp":1642005961000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7368170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2512908","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}