{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:13Z","timestamp":1740132013236,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"State Key Laboratory of High-End Server and Storage Technology and Shanghai Science and Technology Committee","award":["15YF1406000"],"award-info":[{"award-number":["15YF1406000"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61202026","61402285","61332001"],"award-info":[{"award-number":["61202026","61402285","61332001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Program of China National 1000 Young Talent Plan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcad.2015.2512909","type":"journal-article","created":{"date-parts":[[2015,12,29]],"date-time":"2015-12-29T23:19:31Z","timestamp":1451431171000},"page":"1192-1205","source":"Crossref","is-referenced-by-count":4,"title":["A Novel Test Method for Metallic CNTs in CNFET-Based SRAMs"],"prefix":"10.1109","volume":"35","author":[{"given":"Tianjian","family":"Li","sequence":"first","affiliation":[]},{"given":"Feng","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Xiaoyao","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-8798","authenticated-orcid":false,"given":"Li","family":"Jiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629933"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364397"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2197636"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1126\/science.1086534"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1126\/science.1133781"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424295"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2033168"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655905"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774837"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023197"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2053207"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863189"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629995"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973082"},{"key":"ref3","first-page":"-176i","article-title":"A low power 8T SRAM cell design technique for CNFET","volume":"1","author":"kim","year":"2008","journal-title":"Proc Int SoC Design Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2010.5612103"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.07.015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2092780"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674655"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818338"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837497"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2008","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.69"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.compositesb.2012.01.066"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2007.77"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003278"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1021\/nl062907m"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909043"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7493714\/07368151.pdf?arnumber=7368151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:57Z","timestamp":1633919697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7368151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2015.2512909","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}