{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T07:48:33Z","timestamp":1648885713992},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tcad.2016.2523444","type":"journal-article","created":{"date-parts":[[2016,1,29]],"date-time":"2016-01-29T19:27:12Z","timestamp":1454095632000},"page":"1-1","source":"Crossref","is-referenced-by-count":0,"title":["A New3-D Fuse Architecture to Improve Yield of 3-D Memories"],"prefix":"10.1109","author":[{"given":"Wooheon","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changwook","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunyul","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Global built-in self-repair for 3D memories with redundancy sharing and parallel testing","author":"wang","year":"2012","journal-title":"Proc IEEE Int 3D Syst Integr Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2296538"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2410274"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050655"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.802657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1981.1051630"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358853"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref1","year":"2013","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165054"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6917053\/7395326.pdf?arnumber=7395326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:28Z","timestamp":1642005808000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7395326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2523444","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}