{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:29:15Z","timestamp":1771025355788,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council of Taiwan","doi-asserted-by":"crossref","award":["102-2221-E-006-263-MY3"],"award-info":[{"award-number":["102-2221-E-006-263-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tcad.2016.2523916","type":"journal-article","created":{"date-parts":[[2016,2,8]],"date-time":"2016-02-08T14:11:50Z","timestamp":1454940710000},"page":"1730-1743","source":"Crossref","is-referenced-by-count":6,"title":["An Efficient and Effective Methodology to Control Turn-On Sequence of Power Switches for Power Gating Designs"],"prefix":"10.1109","volume":"35","author":[{"given":"Ya-Ting","family":"Shyu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jai-Ming","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Che-Chun","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Po","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soon-Jyh","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Leakage current in sub-micrometer CMOS gates","author":"butzen","year":"2006"},{"key":"ref11","author":"flynn","year":"2007","journal-title":"Low Power Methodology Manual for System on Chip Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840936"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187689"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871515"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687408"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2010.5453925"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382635"},{"key":"ref18","first-page":"779","article-title":"An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon","author":"chen","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref19","first-page":"169","article-title":"Simultaneous control of power\/ground current, wakeup time and transistor overhead in power gated circuits","author":"lee","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"980","DOI":"10.1145\/1391469.1391716","article-title":"Power gating scheduling for power\/ground noise reduction","author":"hailin jiang","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref3","first-page":"741","article-title":"Gate sizing and replication to minimize the effects of virtual ground parasitic resistances in MTCMOS designs","author":"hwang","year":"2006","journal-title":"Proc ISQED"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597182"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358810"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.63"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724522"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832939"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121057"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548158"},{"key":"ref20","year":"2016","journal-title":"Synopsys Datasheet"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7563474\/07401015.pdf?arnumber=7401015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:28Z","timestamp":1641987808000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7401015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2523916","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}