{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T14:16:45Z","timestamp":1761401805491},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/tcad.2016.2524556","type":"journal-article","created":{"date-parts":[[2016,2,3]],"date-time":"2016-02-03T19:11:25Z","timestamp":1454526685000},"page":"1769-1782","source":"Crossref","is-referenced-by-count":12,"title":["On-Chip Communication Energy Reduction Through Reliability Aware Adaptive Voltage Swing Scaling"],"prefix":"10.1109","volume":"35","author":[{"given":"Andrea","family":"Mineo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Ascia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Catania","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647666"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105418"},{"key":"ref13","author":"rabaey","year":"2006","journal-title":"Digital Integrated Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.28"},{"key":"ref15","first-page":"105","article-title":"Power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"Proc IEEE Micro"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref18","first-page":"362","article-title":"Layout, performance and power trade-offs in mesh-based network-on-chip architectures","author":"pamunuwa","year":"2003","journal-title":"Proc Int Conf Very Large Scale Integration Design"},{"key":"ref19","first-page":"138","article-title":"High-performance crossbar design for system-on-chip","author":"wijetunga","year":"2010","journal-title":"Proc 5th Int Workshop Syst -on-Chip Real-Time Appl"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.145"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848816"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005722"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.09.002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098590"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000994"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref21","year":"2014","journal-title":"Nangate 45nm open cell library"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref23","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref26","first-page":"937","article-title":"Designing robust routing algorithms and mapping cores in networks-on-chip: A multi-objective evolutionary-based approach","volume":"18","author":"palesi","year":"2012","journal-title":"J Univ Comput Sci"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy-and performance-aware mapping for regular NoC architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7593407\/07398007.pdf?arnumber=7398007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:49Z","timestamp":1642005769000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7398007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2524556","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}