{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:02Z","timestamp":1759147142117,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["103-2221-E-002-273","104-2628-E-002-013-MY3"],"award-info":[{"award-number":["103-2221-E-002-273","104-2628-E-002-013-MY3"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/tcad.2016.2529430","type":"journal-article","created":{"date-parts":[[2016,2,11]],"date-time":"2016-02-11T14:10:07Z","timestamp":1455199807000},"page":"1797-1810","source":"Crossref","is-referenced-by-count":4,"title":["Scalable Synthesis of PCHB\u2013WCHB Hybrid Quasi-Delay Insensitive Circuits"],"prefix":"10.1109","volume":"35","author":[{"given":"Yi-Hsiang","family":"Lai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Chuan","family":"Chuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320019"},{"journal-title":"Intel Ethernet Switch","year":"2015","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-374364-0.50013-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018139"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372643"},{"article-title":"Pipelined asynchronous circuits","year":"1995","author":"lines","key":"ref14"},{"journal-title":"LP_solve","year":"2015","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(84)90067-X"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.26"},{"article-title":"Logic synthesis of multi-level domino asynchronous pipelines","year":"2011","author":"beerel","key":"ref3"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372603"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.31"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2013","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881519"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"journal-title":"Achronix","year":"2015","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.20"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397263"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691122"},{"key":"ref21","first-page":"289","article-title":"Asynrhconous logics and application to information processing","author":"muller","year":"1963","journal-title":"Proc Symp Appl Switch Theory Space Technol"},{"journal-title":"Predictive Technology Model","year":"2013","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.27"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230492"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7593407\/07405296.pdf?arnumber=7405296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:42:50Z","timestamp":1641987770000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7405296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2529430","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}