{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:33:41Z","timestamp":1753922021061,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["NSC 103-2221-E-008-115"],"award-info":[{"award-number":["NSC 103-2221-E-008-115"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tcad.2016.2561403","type":"journal-article","created":{"date-parts":[[2016,5,2]],"date-time":"2016-05-02T18:06:27Z","timestamp":1462212387000},"page":"134-145","source":"Crossref","is-referenced-by-count":8,"title":["PACES: A Partition-Centering-Based Symmetry Placement for Binary-Weighted Unit Capacitor Arrays"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2039-8354","authenticated-orcid":false,"given":"Chien-Chih","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jwu-E","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Long","family":"Wey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEC.2004.1374505"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006139"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035587"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E94.A.352"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024847"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2204993"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/TCAD.2014.2323217","article-title":"Placement for binary-weighted capacitive array in SAR ADC using multiple weighting methods","volume":"33","author":"li","year":"2014","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref18","first-page":"1","article-title":"Parasitic-aware sizing and detailed routing for binary-weighted capacitors in charge-scaling DAC","author":"po-hung lin","year":"2014","journal-title":"Proc Design Autom Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379656"},{"journal-title":"The Art of Analog Layout","year":"2000","author":"hasting","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215756"},{"key":"ref6","first-page":"772","article-title":"Symmetry constraint based on mismatch analysis for analog layout in SOI technology","author":"liu","year":"2008","journal-title":"Proc Asia South Pacific Design Automat Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.284714"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1109\/TCAD.2006.884403","article-title":"Robust extraction of spatial correlation","volume":"26","author":"jinjun","year":"2007","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375277"},{"key":"ref2","first-page":"300","article-title":"Modeling of capacitor mismatch and non-linearity effects in charge redistribution SAR ADCs","author":"haenzsche","year":"2010","journal-title":"Proc Int Conf Mixed Design Integr Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2242501"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998358"},{"journal-title":"Analog Integrated Circuit Design","year":"1997","author":"johns","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2770872"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2534394"},{"journal-title":"An Introduction to Mixed-Signal IC Test and Measurement","year":"2001","author":"burns","key":"ref24"},{"journal-title":"Analog Design Centering and Sizing","year":"2007","author":"graeb","key":"ref23"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7790916\/07463524.pdf?arnumber=7463524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:15Z","timestamp":1642004415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7463524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2561403","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}