{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,5]],"date-time":"2026-09-05T17:31:40Z","timestamp":1788629500409,"version":"build-2803163510"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tcad.2016.2561970","type":"journal-article","created":{"date-parts":[[2016,5,3]],"date-time":"2016-05-03T18:19:32Z","timestamp":1462299572000},"page":"1-14","source":"Crossref","is-referenced-by-count":23,"title":["Layout Symmetries: Quantification and Application to Cancel Nonlinear Process Gradients"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1901-8169","authenticated-orcid":false,"given":"Colin C.","family":"McAndrew","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","author":"tsividis","year":"2011","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref10","article-title":"D\/A bit switch","author":"pease","year":"1976"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1999.766245"},{"key":"ref12","first-page":"1126","article-title":"A new current mirror layout technique for improved matching characteristics","author":"lan","year":"1999","journal-title":"Proc IEEE MWSCAS"},{"key":"ref13","first-page":"687","article-title":"Gradient sensitivity reduction in current mirrors with non-rectangular layout structures","volume":"1","author":"lan","year":"2000","journal-title":"Proc IEEE ISCAS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/31.56091"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.363120"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.488007"},{"key":"ref17","first-page":"128","article-title":"Two-dimensional common-centroid stack generation algorithms for analog VLSI","volume":"2","author":"liu","year":"2003","journal-title":"Proc IEEE Int Conf ASIC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465258"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373200"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821303"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/16.123489"},{"key":"ref27","first-page":"4835","article-title":"An \n${\\rm N}^\\mathrm {th}$\n  order central symmetrical layout pattern for nonlinear gradients cancellation","volume":"5","author":"dai","year":"2005","journal-title":"Proc IEEE ISCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813457"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.711362"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006139"},{"key":"ref5","first-page":"705","article-title":"Three-dimensional ‘atomistic’ simulation of discrete random dopant distribution effects in sub-\n$0.1\\mu {\\rm m}$\n  MOSFET’s","author":"wong","year":"1993","journal-title":"IEDM Tech Dig"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2000.871225"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref1","author":"hastings","year":"2001","journal-title":"The Art of Analog Layout"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118111"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097308"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/38.773959"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref26","first-page":"272","article-title":"Measurement and modeling of MOS transistor current mismatch in analog IC’s","author":"felt","year":"1994","journal-title":"Proc IEEE ICCAD"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-8614-3_15"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7790916\/07464325.pdf?arnumber=7464325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:15Z","timestamp":1642004415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7464325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":30,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2561970","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}