{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,12]],"date-time":"2026-08-12T04:41:50Z","timestamp":1786509710983,"version":"3.56.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tcad.2016.2565204","type":"journal-article","created":{"date-parts":[[2016,5,9]],"date-time":"2016-05-09T18:25:02Z","timestamp":1462818302000},"page":"83-96","source":"Crossref","is-referenced-by-count":41,"title":["Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9822-6926","authenticated-orcid":false,"given":"Jeffrey","family":"Goeders","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2348072"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref36","article-title":"Allowing software developers to debug HLS hardware","author":"goeders","year":"2015","journal-title":"Proc Int Workshop FPGAs Softw Program London U K"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512742"},{"key":"ref10","year":"2014","journal-title":"Mentor Graphics Certus ASIC Prototyping Debug Solution"},{"key":"ref11","year":"2012","journal-title":"Chipscope Pro Software and Cores User Guide"},{"key":"ref12","year":"2013","journal-title":"Quartus II Handbook Version 13 1 Volume 3 Verification 13 Design Debugging Using the SignalTap II Logic Analyzer"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.103"},{"key":"ref14","first-page":"41","article-title":"Instrumenting bitstreams for debugging FPGA circuits","author":"graham","year":"2001","journal-title":"Proc IEEE Field Program Custom Comput Mach"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202409"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023198"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/TCAD.2012.2232350","article-title":"On multiplexed signal tracing for post-silicon validation","volume":"32","author":"liu","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227258"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105391"},{"key":"ref4","first-page":"3","article-title":"OpenCL for FPGAs: Prototyping a compiler","author":"czajkowski","year":"2012","journal-title":"Proc Int Conf Eng Reconfig Syst Algorithms"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.20"},{"key":"ref3","year":"2012","journal-title":"Occupational Outlook Handbook"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500048"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192457"},{"key":"ref5","year":"2015","journal-title":"SDAccel Development Environment User Guide"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927498"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-01857-7_47"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718319"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.66"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927495"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927496"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393129"},{"key":"ref23","year":"2013","journal-title":"Vivado Design Suite User Guide High-Level Synthesis"},{"key":"ref26","first-page":"1338","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"Proc Design Autom Test Europe"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393128"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7790916\/07466842.pdf?arnumber=7466842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:15Z","timestamp":1642004415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7466842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":36,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2565204","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}