{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T14:54:00Z","timestamp":1785336840508,"version":"3.55.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["1035603"],"award-info":[{"award-number":["1035603"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000083","name":"Directorate for Computer and Information Science and Engineering","doi-asserted-by":"publisher","award":["1035603"],"award-info":[{"award-number":["1035603"]}],"id":[{"id":"10.13039\/100000083","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000083","name":"Directorate for Computer and Information Science and Engineering","doi-asserted-by":"publisher","award":["1351115"],"award-info":[{"award-number":["1351115"]}],"id":[{"id":"10.13039\/100000083","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000083","name":"Directorate for Computer and Information Science and Engineering","doi-asserted-by":"publisher","award":["1545097"],"award-info":[{"award-number":["1545097"]}],"id":[{"id":"10.13039\/100000083","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF Graduate Research Fellowship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007602","name":"University of California at Riverside Graduate Division Dissertation Year Fellowship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tcad.2016.2568199","type":"journal-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:05:42Z","timestamp":1463162742000},"page":"69-82","source":"Crossref","is-referenced-by-count":15,"title":["PCB Escape Routing and Layer Minimization for Digital Microfluidic Biochips"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9388-7875","authenticated-orcid":false,"given":"Jeffrey","family":"McDaniel","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zachary","family":"Zimmerman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Grissom","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philip","family":"Brisk","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1109\/TCAD.2014.2387828","article-title":"Reliability-driven chip-level design for high-frequency digital microfluidic biochips","volume":"34","author":"yu","year":"2015","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"1302","DOI":"10.1109\/TCAD.2014.2331340","article-title":"Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips","volume":"33","author":"yeh","year":"2014","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.bios.2012.10.035"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1039\/c3lc51063h"},{"key":"ref31","first-page":"308","article-title":"An iterative technique for printed wire routing","author":"rubin","year":"1974","journal-title":"Proc 11th Design Autom Workshop (DAC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785583"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2169258"},{"key":"ref36","first-page":"499","article-title":"BSG-route: A length-matching router for general topology","author":"yan","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717777"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1324177.1324178"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.01.004"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.53.060304"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2347931"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105367"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024891"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2163158"},{"key":"ref15","first-page":"1389","article-title":"An algorithm for path connections and its applications","volume":"ec 10","author":"lee","year":"1959","journal-title":"IRE Trans Electron Comput"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2329415"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363396"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228366"},{"key":"ref19","first-page":"606","article-title":"A negotiated congestion based router for simultaneous escape routing","author":"ma","year":"2010","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1039\/b110474h"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269767"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1039\/c1lc20111e"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2038976"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1021\/ac401847x"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1039\/C4LC00592A"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2224347"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380510"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2290582"},{"key":"ref2","author":"brooks","year":"2003","journal-title":"Signal Integrity Issues and Printed Circuit Board Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228367"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1039\/C4LC00531G"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref22","author":"mitzner","year":"2009","journal-title":"Complete PCB Design Using OrCAD Capture and PCB Editor"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1021\/ac5022198"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270260"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2116250"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1039\/c2lc21241b"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1039\/C4LC00443D"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1373\/clinchem.2014.232181"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/7790916\/7469863-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7790916\/07469863.pdf?arnumber=7469863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:46Z","timestamp":1649443666000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7469863\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":41,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2568199","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}