{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:06Z","timestamp":1759147506957,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["MOST 103-2221-E-011-164","MOST 104-3011-E-011-001","MOST 104-2628-E-011-009-MY3"],"award-info":[{"award-number":["MOST 103-2221-E-011-164","MOST 104-3011-E-011-001","MOST 104-2628-E-011-009-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tcad.2016.2568204","type":"journal-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:05:42Z","timestamp":1463162742000},"page":"156-169","source":"Crossref","is-referenced-by-count":7,"title":["Simultaneous Guiding Template Optimization and Redundant via Insertion for Directed Self-Assembly"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6675-2676","authenticated-orcid":false,"given":"Shao-Yun","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun-Xiang","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Zhen","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006151"},{"key":"ref11","first-page":"123","article-title":"Redundant via insertion with wire bending","author":"lee","year":"2008","journal-title":"Proc ACM Int Symp Phys Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035581"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722266"},{"key":"ref14","article-title":"DSA template optimization for contact layer in 1D standard cell design","volume":"9049","author":"xiao","year":"2014","journal-title":"Proc SPIE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593125"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1117\/12.912804"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1117\/12.2011263"},{"journal-title":"IBM ILOG CPLEX Optimizer","year":"2014","key":"ref18"},{"journal-title":"Cadence SoC Encounter","year":"2014","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691117"},{"journal-title":"The Independent Set Algorithm","year":"2006","author":"dharwadker","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372599"},{"key":"ref5","article-title":"DSA-aware detailed routing for via layer optimization","volume":"9049","author":"du","year":"2014","journal-title":"Proc SPIE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372612"},{"key":"ref7","article-title":"The extensibility of optical patterning via directed self-assembly of nano-engineered imaging materials","author":"herr","year":"2005","journal-title":"Future Fab Int"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917597"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147101"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353656"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2014","key":"ref21"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7790916\/07469852.pdf?arnumber=7469852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:15Z","timestamp":1642004415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7469852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":21,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2568204","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}