{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:18Z","timestamp":1740132018341,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tcad.2016.2570428","type":"journal-article","created":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T18:10:13Z","timestamp":1463595013000},"page":"545-558","source":"Crossref","is-referenced-by-count":6,"title":["SDPR: Improving Latency and Bandwidth in On-Chip Interconnect Through Simultaneous Dual-Path Routing"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6819-9974","authenticated-orcid":false,"given":"Yoon Seok","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hrishikesh","family":"Deshpande","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gwan","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636090"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2003.1220925"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2002","author":"duato","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref35"},{"journal-title":"RTL Synthesis & Test","year":"2012","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2006.1648987"},{"journal-title":"International Standard of Joint Video Specification","year":"2003","key":"ref40"},{"key":"ref11","first-page":"770","article-title":"A case study in networks-on-chip design for embedded video","volume":"2","author":"xu","year":"2004","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146949"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397851"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537665"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2010.5575163"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1109\/ISVLSI.2007.32","article-title":"Congestion-aware task mapping in NoC-based MPSoCs with dynamic workload","author":"carvalho","year":"2007","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref18","first-page":"448","article-title":"SILENT: Serialized low energy transmission coding for on-chip interconnection networks","author":"lee","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design (ICCAD)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271790"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147124"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645220"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2347921"},{"key":"ref7","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108121"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744824"},{"key":"ref1","first-page":"1","article-title":"An energy efficient 32nm 20 MB L3 cache for intel® xeon® processor E5 family","author":"huang","year":"2012","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070006"},{"key":"ref22","first-page":"582","article-title":"Explicit routing algorithms for Internet traffic engineering","author":"wang","year":"1999","journal-title":"Proc 8th Int Conf Comput Commun Netw"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2006.32"},{"journal-title":"Video traces","year":"2013","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2007.892850"},{"journal-title":"H 264\/AVC JVT JM-18 3","year":"2012","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2001.916625"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58429-3_37"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654614"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802479"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8293876\/07471426.pdf?arnumber=7471426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:26:04Z","timestamp":1642004764000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7471426\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":43,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2570428","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}