{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:18Z","timestamp":1740132018664,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1116416"],"award-info":[{"award-number":["CCF-1116416"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcad.2016.2571840","type":"journal-article","created":{"date-parts":[[2016,5,23]],"date-time":"2016-05-23T18:41:08Z","timestamp":1464028868000},"page":"265-278","source":"Crossref","is-referenced-by-count":0,"title":["Reconditioning: A Framework for Automatic Power Optimization of QDI Circuits"],"prefix":"10.1109","volume":"36","author":[{"given":"Arash","family":"Saifhashemi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6999-0941","authenticated-orcid":false,"given":"Hsin-Ho","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Synthesizing asynchronous micropipelines with design compiler","author":"smirnov","year":"2006","journal-title":"Synopsys Users Group (SNUG)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105420"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.18"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675472"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"key":"ref16","first-page":"287","article-title":"SystemVerilogCSP: Modeling digital asynchronous circuits using SystemVerilog interfaces","author":"saifhashemi","year":"2011","journal-title":"Proc Commun Process Architect WoTUG-33"},{"journal-title":"Asynchronous Circuits","year":"2012","author":"brzozowski","key":"ref17"},{"article-title":"Power optimization of asynchronous pipelines using conditioning and re-conditioning based on a three-valued logic model","year":"2012","author":"saifhashemi","key":"ref18"},{"journal-title":"Principles of Asynchronous Circuit Design","year":"2002","author":"spars","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.346"},{"article-title":"Pipelined asynchronous circuits","year":"1998","author":"lines","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.29"},{"key":"ref8","first-page":"205","article-title":"Observability conditions and automatic operand-isolation in high-throughput asynchronous pipelines","author":"saifhashemi","year":"2012","journal-title":"Integrated Circuit and System Design Power and Timing Modeling Optimization and Simulation"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775962"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"article-title":"Systems and methods for performing automated conversion of representations of synchronous circuit designs to and from representations of asynchronous circuit designs","year":"2009","author":"manohar","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref20","article-title":"Sequential optimization of asynchronous and synchronous finite-state machines","author":"fuhrer","year":"2012","journal-title":"Algorithms and Tools"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470405"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF00261260"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.736571"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0299"},{"journal-title":"DES-X A Variant of the DES (Data Encryption Standard) With Key Whitening","year":"2016","key":"ref26"},{"journal-title":"GLPK (GNU Linear Programming Kit)","year":"2016","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/7823113\/7476844-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7823113\/07476844.pdf?arnumber=7476844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:49Z","timestamp":1649443669000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7476844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2571840","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}