{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:19Z","timestamp":1740132019147,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation I\/UCRC for Embedded Systems at SIUC","doi-asserted-by":"publisher","award":["NSF IIP 1432026","NSF IIP 1361847"],"award-info":[{"award-number":["NSF IIP 1432026","NSF IIP 1361847"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcad.2016.2571849","type":"journal-article","created":{"date-parts":[[2016,5,23]],"date-time":"2016-05-23T18:41:08Z","timestamp":1464028868000},"page":"325-335","source":"Crossref","is-referenced-by-count":2,"title":["Diagnosis of Performance Limiting Segments in Integrated Circuits Using Path Delay Measurements"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5374-5239","authenticated-orcid":false,"given":"Ahish Mysore","family":"Somashekar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523655"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017541"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675555"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02777-2_18"},{"key":"ref14","first-page":"827","article-title":"Towards an optimal CNF encoding of Boolean cardinality constraints","author":"sinz","year":"2005","journal-title":"Proc 11th Int Conf Principles Pract Constr Program (CP)"},{"key":"ref15","first-page":"2260","article-title":"An improved all-solution SAT solver","author":"wang","year":"2008","journal-title":"Proc 7th Int Conf Solid-State and Integrated Circuits Technology (ICSICT)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CADCG.2009.5246850"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1007\/978-3-540-24605-3_37","article-title":"An extensible sat-solver","author":"e\u00e9n","year":"2004","journal-title":"Theory and Applications of Satisfiability Testing"},{"journal-title":"A Free Open Access PDK and Cell Library","year":"2014","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.54"},{"article-title":"Scalable test generation for path delay faults","year":"2009","author":"flanigan","key":"ref4"},{"key":"ref3","first-page":"322","article-title":"BiTeS: A BDD based test pattern generator for strong robust path delay faults","author":"drechsler","year":"1994","journal-title":"Eur Design Automation Conf (EURO-DAC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837344"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.73"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000367"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514973"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962101"},{"journal-title":"Test and Diagnosis for Small-Delay Defects","year":"2014","author":"tehranipoor","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISICir.2011.6131960"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116292"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/7823113\/7476831-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7823113\/07476831.pdf?arnumber=7476831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:49Z","timestamp":1649443669000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7476831\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2571849","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}