{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T16:06:01Z","timestamp":1780502761879,"version":"3.54.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"IMPACT www.impact.ee.ucla.edu"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcad.2016.2572144","type":"journal-article","created":{"date-parts":[[2016,5,24]],"date-time":"2016-05-24T18:13:43Z","timestamp":1464113623000},"page":"346-350","source":"Crossref","is-referenced-by-count":7,"title":["Assessing Benefits of a Buried Interconnect Layer in Digital Designs"],"prefix":"10.1109","volume":"36","author":[{"given":"Liheng","family":"Zhu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8598-2554","authenticated-orcid":false,"given":"Yasmine","family":"Badr","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shaodi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Subramanian","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.96768"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1149\/1.2056212"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1994.514225"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/55.568777"},{"key":"ref14","article-title":"Buried local interconnect in FinFET structure","author":"zang","year":"2013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424366"},{"key":"ref16","author":"jansen","year":"2010","journal-title":"The Electronic Design Automation Handbook"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744890"},{"key":"ref18","article-title":"Contact holes patterning by directed self-assembly of block copolymers: What would be the bossung plot","volume":"9049","author":"gharbi","year":"2014","journal-title":"Proc SPIE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.076"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946027"},{"key":"ref3","first-page":"3.8.1","article-title":"High performance 14nm SOI FinFET CMOS technology with \n$0.0174\\mu{\\rm m}^{2}$\n  embedded DRAM and 15 levels of Cu metallization","author":"lin","year":"2014","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.362754"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654225"},{"key":"ref8","article-title":"Method of making memory cell with vertical transistor and buried word and body lines","year":"1997"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.902263"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330653"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.342443"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330657"},{"key":"ref20","article-title":"EUV high-NA scanner and mask optimization for sub 8 nm resolution","author":"schoota","year":"2015","journal-title":"Proc SPIE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742991"},{"key":"ref21","article-title":"Extending resolution limits of EUV resist materials","author":"krysak","year":"2015","journal-title":"Proc SPIE Lithograph Symp"},{"key":"ref24","article-title":"The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the extreme","author":"liebmann","year":"2015","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393852"},{"key":"ref25","article-title":"Driving the industry towards a consensus on high numerical aperture (high-NA) extreme ultraviolet (EUV)","volume":"9048","author":"kearney","year":"2014","journal-title":"Extreme Ultraviolet (EUV) Lithography Proc SPIE"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7823113\/07478063.pdf?arnumber=7478063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:49Z","timestamp":1642003909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7478063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":25,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2572144","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}